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FOREWORD
This project was initiated by the NASA Goddard Space Flight Center with
Mr. Chrissotimos, code 727, as the technical officer. This report summarizes
the work performed from I December 1979 to 1 May 1982 under Contract No. NAS5-
25968.
The work described herein was carried out at the Torrance Research Center,
Electron Dynamics Division of Hughes Aircraft Company, Torrance, CA 90509.
The prop,ram was directed by Mr. J.M. Schellenberg with Mr. E.T. Watkins as
principal investigator.
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1.0 INTRODUCTION
This is the final report for the 18-month program, Ka-band GaAs FET Low Noise
Receiver/Device Development, which was performed under Contract No. NAS5-25968.
This is the first phase of a multiphase program to develop a 30 GHz low noise
receiver utilizing GaAs FET technology exclusively. The objective of this first
phase was to develop the key FET based components and demonstrate a hybrid micro-
wave integrated circuit receiver utilizing these components. To realize this
goal, significant advances were required in the state of the art of low noise
FET devices for the RF preamplifier, dual-gate FET devices for the mixer and
low l/f noise FET devices for the local oscillator..
The GaAs FET is a versatile device that has been applied to low noise and power
applications ranging in frequency from UHF to Ka-band. Never before has such
a universal device hit the microwave industry. Recently, the FET has been
pushing higher in frequency invading the realm of the IMPATT and Gunn diodes.
It seems destined to rule the microwave spectrum from 1 to 100 GHz. The GaAs
FET, as a 3-termina1 device, is clearly superior to 2-terminal negative
resistance devices in low noise amplifier applications. It is capable of
lower noise amplification, possesses inherent input/output isolation, and is
suitable for hybrid or monolithic MIC inclusion.
However, until recently, LN FET devices have been limited to frequencies below
20 GHz by poor noise performance and low gain. With the advent of improved
gate lithography techniques, specifically, electron beam lithography, FET
devices with 0.25 ~m gate lengths have become available thereby extending the
useful operating frequency range of FET devices to 40 GHz and beyond. 1
During this program, we have developed single and dual-gate FET devices, low
noise FET amplifiers, ~ual-gate FET mixers anrl FET oscillators operating at
Ka-band frequencies. A summary of our accomplishments include:
t
1
(-
L
-
• Development of a low noise 0.25 ~m FET device with a minimum noise
figure of 3.3 dB and an associated gain of 7.4 dB at 29 GHz.
1-1
• A three-stage FET LNA with a minimum noise figure of 4.4 dB and a
gain of 17 dB.
• Dielectric resonator stabilized FET LO with an output power of 10 dBm
at 25 GHz.
f1
•
•
Dual-gate FET mixer with a minimum conversion loss of 2 dB and a noise
figure of 10 dB at 29 GHz.
A FET receiver with a minimum noise figure of 4.6 dB with a conver-
sion gain of 17 dB at 29 GHz.
i
_I
,
, i
The above results represent new state-of-the-art performance levels for FET
devices and circuits. These results were achieved by a combined materials,
devices and circuits effort.
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2.0 GaAs MATERIALS
Our baseline materials approach for this program was vapor phase epitaxy (VPE)
fabricated by the AsCl3/Ga/H2 process. For comparison, ion implantation (II)
and liquid phase epitaxy (LPE) were also used to fabricate channel layers for
FET devices. These technologies represent a wide range of channel layer
formation methods. Based on the device performance results, we were able to
assess the channel properties that are unique to each channel formation tech-
nology.
Active layers fabricated by II into VPE intrinsic buffer layers yielded low
noise FETs with excellent RF performance, uniformity and reproducibility•
This channel formation technique can minimize the influence of the semi-insul-
ating substrate properties on the active channel layer. In contrast, direct
implantation into semi-insulating substrates exhibited inconsistent channel
properties which, in turn, produced inconsistent RF perfor.mance. High resis-
tivity undoped high pressure liquid encapsulated Czochralski (LEC) wafers gen-
erally yielded more consistent and uniform properties for ion implantation
than did the chromium doped horizontal Bridgeman (HB) wafers.
The LPE channel layers also have exhibited a large variation in device perform-
ance from wafer to wafer. The devices from "good" material yielded excellent
performance at 30 GHz and above. An additional LPE channel problem, which is
more serious in terms of device fabrication, is the nonuniformity of the laye~
over the wafer. Unless this nonuniformity problem is solved, LPE microwav~
devices will be limited mainly to exper.imental use.
VPE materials have consistently produC:1d excellent device performance, partic-
ularly at frequencies above 20 GHz. One problem associated with the VPE
layers was the lack of doping level uniformity and layer thickness. However,
the recent introduction of round wafers to VPE reactors has significantly
improved layer uniformity.
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For the past several years, the Hughes Torrance Research Center has success-
fully.used the AsC13/Ga/H2 VPE systems to grow undoped and doped GaAs
epitaxial layers for ion implantation or FET device fabrication. The computer
controlled VPE reactor and the reactor tube are shown in Figures 2-1 and 2-2,
respectively. This reactor can grow as many as four wafers simultaneously.
The key to successful growth of device quality GaAs materials lies in the
ability to control background impurities, surface morphology, thickness and
doping. These properties are strongly influenced by growth conditions such as
temperature, substrate orientation, growth rate, and AsCl3/H2 ratio. The most
commonly used n-type dopants in GaAs are Sand 8i which are often introduced
by means of dilute H28/H2 or SiH4/H2 gaseous mixtures. Sulfur doping is
especially popular among the epi material suppliers since it can provide the
widest range of doping density. We have developed the Si doping technique
using a SiCl4 /AsCl3 liquid solution. This technique has yielded an excellent
GaAs epitaxial channel layer for FETs. Using this doping source does not
require the metering of small gas streams as is required for other methods.
In addition, the solution is stable and has a long shelf life since SiCl4 and
AsCl3 are miscible over the entire composition range.
The SiCl4 /AsCl3 liquid doping solution can be adjusted over a wide range of
compositions in order to vary the chemical concentration of Si doping in GaAs
epitaxy. Figure 2-3 shows the chemical concentration of 8i as a function of
the SiCl4 mole fraction in the doping solution. The upper theoretical curve
in Figure 2-3 is obtained from the assumption that silicon reaches an equilib-
rium condition without depleting GaCI and forming HCI at the surface of GaAs
substrate due to growth of the GaAs film. On the other hand, the lower calcu-
lated curve takes into account these effects on the epitaxial growth. The
experimental results should fall between the two curves. The unique ability
offered by this silicon liquid doping method is the control of the carrier
concentration over an extremely wide range from the low 1Q16cm-3 to the mid
I019cm-3. Therefore, this teChnique is suitable for growing an r.-Iayer and n+
contract layer sequentially by simply changing the mole fraction of SiCI4 • On
the other hand, fine adjustment in the doping level can be achieved by adjust-
ing both the H2 flow rate and the temperature of the SiC14 /AsCl3 doping
solution. Figure 2-4 shows the free carrier concentration as a function of
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the dopant solution temperature at a fixed "2 flow rate. The variation of the
doping bubbler temperature from -20oC to +200 C results in the concentration
varying from 4xl016 to 1.3xI017crn-3• Figure 2-5 shows the varied electron
concentration from 1.0 to 1.9xI017cm-3 obtained by changing the "2 flow rate
from 20 to 50 sec/min.
2.2 VPE REACTOR RESULTS
Figure 2-6 shows a concentration versus depth profile of a 0.22 um thick Si
doped layer grown on a 2 urn thick undoped compensated buffer layer. The elec-
tron concentration decreases from 1017 to 1016cm-3 within 550 Xat the inter-
face between the Si doped layer and the undoped buffer. The lower curve in
Figure 2-6 shows the background impurity in the buffer layer. A chemical con-
centration profile obtained from SIMS for a thick Si dored layer illustrates
doping uniformity in depth as shown in Figure 2-7. The flatness of the Si
chemical profile in the active layer indicates that an excellent doping
uniformity can be obtained using the SiC14/AsC13 liquid solution.
The measured room temperature 'Hall mobilities versus electron concentration are
shown in Figure 2-8. In this figure, we also show Rode's2 (1975) curve for A
compensation ratio (ND + NA)/n of unity. This curve was obtained based on
both polar mode and ionized impurity scattering. Our experimental values agree
fairly well with this curve except at higher concentrations. The liquid nitrogen
mobilities, which are dominated by ionized impurity scattering, are plotted as
a function of the free carrier concentration in Figure 2-9. The measured mobil-
ities fall slightly below the "no compensation" mobility curves by Rode2 (1975)
and Stillman and Wolfe3 (1976), and above the curve by Poth et a14 (1978). The
disagreement between Rode's curve and our experimental data at the high concentra-
tion (>1018cm-3) is mainly due to enhanced compensation. This compensation
effect has been verified by Hall effect measurement of electron concentration
and SIMS measurement of the Si chemical concentration. In the range of I to
3x1017cm-3 doping, which is the main iuterest of this program, the grown
epitaxial n-layers have excellent room temperature mobilities of 4400 to
5000 cm2/V-s and liquid nitrogen Hall mobilities of 5800 to 8600 cm2/V-s.
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Since the completion of the VPE reactors, several hundred wafers have been
processed. Some of the wafers were processed for buffer layers, some for low
noise FET layers and some for power FET layers. The uniformity of carrier
concentration, n, and thickness, d, has been evaluated by measurement of the
nd product. An average variation of the nd product over a single wafer (8 cm2
of area) is 6.7 percent. This figure is impressive, considering that the
reactor is basically designed for multipurpose research use, with a fixed
position of the wafer during the epitaxial layer growth.
The memory effect of Si doping in the reactor was a concern with pure undoped
buffer layer growth since it might affect the quality of the buffer layer when
the buffer and Si doped n type active layers were sequentially grown. To
investigate this effect, we first grew a heavily doped layer with an Si level
18 -3
of nSi > 5xl0 em • Then, the following run, an undoped layer with a thick-
ness of 12 um was grown. This undoped layer exhibited a 65,000 cm2/V-s liquid
nitrogen mobility with a carrier concentration of 2xl01S cm-3• Photo-
\
conductivity was measured on this sample wafer at the University of IlHnois
(Prof. G.E. Stillman and coworkers) to determine the donor impurity in the
buffer layer. Figure 2-10 shows the photo response as a function of wave
number (em-I). The photo response data shown in Figure 2-11 illustrates that
Si is the dominant, species with Ge and S having slightly lower magnitudes.
The photo response from the high purity undoped buffer layer is shown in Fig-
ure 2-12 as a reference in which S is the dominant donor impurity. The data
indicates that considerable residual silicon is contained in the undoped
buffer material and is responsible for the n-type conversion.
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3.0 GaAs FET DEVICE DEVELOPMENT
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Although extensive circuit design and device characterization effort was
required, the single activity most responsible for the success of this program
was the GaAs FET device development effort. This effort has resulted in new
state-of-the-art performance levels for FET devices at 30 GHz. Three
different device types were developed for this program:
1. A 30 GHz low noise device for the LNA.
2. A dual-gate FET device for use in the mixer.
3. A low phase noise FET device for use in the 25 GHz LO.
These key devices were developed at the Hughes Torrance Research Center as
part of this program, and the results of the device development effort are
described in the following sections.
3.1 LOW NOISE FET DEVICE DEVELOPMENT
During this program, three different types of low noise devices were employed.
They consist of our standard PI300 device <0.5x300 ~m E-beam defined gate),
the E-FET device with all device patterns defined by the direct write E-beam
technique, and the SMlOO device series with a 0.25 ~mgate. The PI300 device
was originally designed for operation at X- and Ku-band frequencies with
thousands of these devices being manufactured in the past several years.
Since a vast amount of device characterization data is available from this
device, it has been extensively use~ for this program's channel layer optimi-
zation. It was also used in the 25 GHz LO and in the LNA development early in
the program.
The E-FET was developed as a transitional device from the PI300 device to the
advanced 0.25 ~m gate device. This experir~ntal device was completely fabri-
cated by the direct write E-beam technique without using photomasks 80 that
the device dimensions or geometry can be frequently altered with 3 short turn-
around time. This device with a 0.5 ~m gate yielded the best noise figure
performance at 30 GHz. This device provided the basis for the design of
several types of the SHIOO device series.
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The SHIOO series was designed and developed for the 0.25 ~m gate FET. These
devices established new state-of-the-art device performance levels for noise
figure and gain at Ka-band frequencies. The results of a "spot check" of the
reliability of a small sample of SHIOO devices is presented in Appendix A.
3.1.1 Low Noise Device Design
A cross-sectional view of a low noise FET is shown in Figure 3-1. This FET
has a channel configuration including 8 recessed gate but no n+ contact layer.
The noise figure of the FET can be estimated by using an equation derived by
5Hewitt et ale
F (dB)
o
• 10 10g10 11+ kfJ~t6 [3.~w2 + O.6w2
1/2
+c:::f2 ] I
(3-1)
",
.
where
tl L =
.1 L =
sg
w •
N •
a
8 1 •
8 2 •
h •
p •
R •
c
k •
f •
~ate length (~m)
distance between source and gate edges (~m)
unit gate finger width (mm)
channel carrier concentration (1016 cm-3)
channel thickness under the gate (~m)
n-layer thicknesc under the source metallization (~m)
effective n-Iayer thickness (excluding surface depletion)
between source and gate (~m)
effective gate metallization thickness (~m)
gate metal resi~tivity (10- f n-cm)
specific contact resistance (lO-6n- cm2)
constant related to mate~ial properties (0.034 is assumed)
frequency (GHz).
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Figure 3-1 Cross-sectional view of recessed gate FET.
--
+When the n layer is added, the term (1.8 L )!(Na2) in Eq. 3-1 can be split+ sg
into two terms, one involving the n layer and the other the n-layer which is
effectively smaller. Hence, the equation shows that the noise figure should
improve. In practice, the n+ layer implementation requires a tighter control
of the n-layer thickness which is difficult to achieve. Therefore, as our
basic approach for the device material, we decided not to use the n+ contact
layer, although for comparison a few wafers with an n+ contact layer were
used. Instead, we placed the gate as close to the source electrode as
possible to reduce the source resistance. By employing the E-beam direct
write method for gate fabrication, we are able to consistently align the gate
at a specified location within 0.5 ~m of the edge of the source electrode. A
dee~ly recessed structure for the g~te and high doping density of the channel
layer also contributed to reducing source resistance.
The device design parameters for our 0.5 IJm gate and 0.25 ~m gate FETs are
tabulated in Table 3-1. The noise figures of the 0.5 ~m gate and 0.25 ~m gate
FETs as a function of frequency, obtained by substituting the values in
Table 3-1 into Eq. 3-1, are illustrated in Figure 3-2. The unit gate finger
width of 75 ~m and 38 ~m was chosen for the 0.5 ~m gate and 0.25 ~m gate FETs,
respectively. For comparison, Figure 3-2 includes the noise figure curve for
the 0.25 ~m gate FET with a unit gate finger width of 75 ~m. In this case
every parameter except gate length is the same as the 0.5 ~m gate FET para-
meter. For comparison, the measured noise figures obtained from the various
devices at diffe,ent frequencies are also indicated in Figure 3-2. Several
optimized PI300 (0.5x300 \Jm) devices were used to measure the noise figure at
12 GHz and 18 GHz. At higher frequencies, our newly developed 0.25 IJm gate
FET was prirr.ari1y used for noise characterization. The measured noise figures
from various 0.5 IJm gate and 0.25 IJ~ gate FETs follow the theoretically pre-
dicted curve quite well in the frequency range from 12 GHz to 30 GHz.
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TABLE 3-1
DEVICE AND MATERIAL DESIGN PARAMETERS FOR THE
0.5 ~m and 0.25 ~m GATE DEVICES
Parameter 0.5 ~m Gate 0.25 ~m Gate (A) 0.25 ~m Gate (B)
L (~m) 0.5 0.25 0.25
W (~m) 75.0 38.0 75.0
a (~m) 0.13 0.10 0.13
a l (~m) 0.36 0 0.32 ".36
a2 ()lm) 0.28 0.24 0.28
L (~m) 0.5 0.5 0.5
sg
*h (~m) 0.4 0.15 0.4
-6 3.0 3.0 3.0p (10 stcm)
R
c
(I0-6~km2) 3.0 3.0 3.0
N (10 17 cm-3) 2.5 2.5 2.5
K 0'.034 0.034 0.034
*Effective height since the ~ate cross section is not a rectangle.
3.1.2 E-FET Development
As a part of our approach to optimizing the FET design for Ka-band applica-
tions, a basic geometry consisting of an array of four gate fingers W3S
designed. Four versions of that geometry are illustrated in Figure 3-3. The
device pattern was generated by a CAD pattern generator which operates in con-
junction with our electron beam lithography system. All four ~ask layers of
the device pattern -me&s, source and drain, g:::te, and overlay patterns - were
directly defined by the E-beam microfabricstion system. No photolithography
was used to fabricate the device. This device is designated the E-FET.
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Major device geometry parameters to be optimized are the gate length, gate
width, the location of the gate in the channel with respect to the source, the
depth of the gate recess, and the size of the gate and drain pads. This basic
device pattern offers great flexibility for varying the gate finger width in
the range of 25 to 100 um and the gate length from 0.25 to 0.5 ~m. For example,
the devices shown in Figure 3-3 illustrate unit gate finger widths of 25 ~m,
50 ~m, 75 um and 100 ~m.
During the E-FET development, we employed various channel materials, namely,
VPE, LPE and ion implantation into the semi-insulating substrates and LPE buf-
fer layers. The VPE channel devices have consistently produced the best per-
formance in terms of gain and noise figure at all frequencies between 12 and
30 GHz. Again, the devices fabricated with an LPE channel exhibited high gain
at Ka-band frequencies. 6 ,7 For material characterization purposes, a device
gate width of 150 ~m was selected. This gate width selection was based on
impedance matching considerations at Ka-band frequencies. Measured S-para-
meters of three 150 ~m FETs made from (1) a VPE channel, Lot M401, (2) a LPE
channel, Lot 1429, and (3) an ion implanted channel (directly into a Cr-doped
substrate), Lot 178, are shown in Figures 3-~, 3-5 and 3-6, respectively. All
measurements were made with au ~;ltomatic network analyzer (ANA) over a fre-
quency range of 2 to 18 GHz.
Based on the S-parameters obtained from these de"ices, the element values of
the 14-element equivalent circuit model, shown in Figure 3-7, were obtained
for each device, and are summarized in Table 3-2. The device from lot M401
has an excellent &m and 1. However, its Gd is the largest of the three lots.
The source resistance of Lot M401 is lower than the others which is attributed
to the offset and the recessed gate structure. The gate offset is illustrated
by the SEM photograph shown in Figure 3-8. This picture also shows the deeply
reces8ed gate into the channel. All devices made with VPE channels are fabri-
cated with a recessed gate; the depth of the recess is approximately 0.25 to
0.35 ~m. This deep recess is evident in Figure 3-8 in which the top of the
approximately 0.5 ~m high gate is almost level with the surface of the channel.
Based on the equivalent circuit element values, the devices from lots 178 and
1429 are similar except for their drain-to-gate feedback capacitance. The
distinctive LPE channel properties of very low reverse feed through capRcitance,
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Figure 3-5 Measured S-parameters of FET lot 1429 at IDSS = 37 rnA
VD = 3.0V and VG = QV. Each asterisk indicates a
1 GHz increment.
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Figure 3-6 Measured S-parameters of FET lot 178 at Inss = 10 rnA
VD • 3.0V and VG m OV. Each asterisk indicates a
1 GHz increment.
3-11
•ORIGINAL PAGE tS
OF POOR QUAliTY
-It, .
,
"
,~ ,
.
..
, ~
, .
.
.
,-
~ ,
G9706
INTRINSIC FET
R
II
r - -Cdg - - -----1
-IWT
9 '" 9 em ma
Figure 3-7 Equivalent circuit of a MESFET including all parasi.tics •
3-12
I
L
I;
.;
,
~ I,
t'
tH".
~
[
r.
r re.
[
[
r
L
[
r-
I-
r
L
r
r
r
---
L
.~~
[
[
Figure 3-8
ORIGINAL F'.'S2 r3
OF POOR QUALlTV
E3196
SEM of the E-FET with deeply
recessed offset gate.
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TABLE 3-2
EQUIVALENT CIRCUIT ELEMENT VALUES FOR
150 ~m GATE WIDTH FETs
FET Lot f1 M401 M401 1429 1429 178
I D (rnA) 31 10 37 10 10
Test VD (V) 3 3 3 3 3
Condo VG (V) 0 -0.9 0 -1.85 0
C (pF) 0.163 0.105 0.161 0.112 0.163gs
Cgd (pF) 0.009 0.014 0.005 0.011 0.016
C
c
(pF) 0.042 0.039 0.033 0.030 0.040
R. (12 ) 2.34 2.91 1.60 2.14 3.231
gm (mts) 28.7 15.4 19.1 12.5 18.8
T(psec) 1.98 2.11 3.15 2.67 2.67
Gd (ms) 2.54 2.42 1.90 2.06 1.94
L (nH) 0.11.7 0.160 0.268 0.268 0.155g
R (n) 6.77 4.91 3.033 4./.5 5.63g
L (nH) 0.058 0.065 0.075 0.081 0.083
s
R (12) 2.26 2.85 2.98 4.01 3.35
s
Ld (nH) 0.368 0.352 0.164 0.255 0.268
Rd (12) 2.38 1.83 1. 93 2.20 2.05
Cd (pF) 0.011 0.013 0.024 0.023 0.007
Cdg , along with low output conductance enhanced the high frequency response
of this device. VPE and ion implanted devices consistently outperformed the
LPE device at lower frequencies in terms of noise figure and gain; however,
the LPE device insertion gain remained relatively constant over a broad
frequency range •
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The noise figure and gain of the E-FET LPE device (0.5x150um gate) from
lot 1429 at 29 GHz is illustrated in Figure 3-9. For comparison. the
equivalent performance of the VPE device (0.5x150um gate). lot 401. is shown
in Figure 3-10•. A different device from lot 401 yielded a noise figure of
2.3 dB with an associated gain of 8.1 dB at 18 GHz. This is the best combined
noise figure and associated gain performance (2.6 dB noise measure) from the
E-FET device series. The measured insertion g~in 15211 of devices from the
different lots, H401, 1429 and 178, are illustrated as a function of frequency
in Figure 3-11. The ripples on the curves represent ANA system error and have
no bearing on device characteristics. This figure clearly shows that the VPE
device provides the highest insertion gain, while the LPE device exhibits a
very flat insertion gain curve from 2 to 18 GHz.
3.1.3 SH100 Series Devices
Based on the device and materials information obtained fro~ the E-FET device
optimization, we designed a new mask set which contains several different
device configurations, including a single stage 30 GHz monolithic low noise
amplifier and several test patterns, in a 4x4 matrix form 2S shown in
Figure 3-12. A detailed description of the individual devices which
constitute the SHlOO series "FET kit" is tabulated in Tabl(e. 3-3. For the fab-
rication of SH100 series devices, we employed photolithography for every pat-
tern generation except gate definition. Since the E-beam direct write method
is employed for ~ate ~attern generation, n gate length of either C.25 uro or
0.5 urn can be selected. The gate width obtained from the~ SM100 series
devices varies from 75 um to 300 urn. Several different device geometries are
included to investigate the effects of geometry on RF performance.
In the SH100 secies device development task, a 0.5 um ~ate was implemented for
the first two runs in preparation for the 0.25 um gate device fabrication.
Noise figure and gain of the devices from these two lots, SH01 and SM02, are
summarized in Tables 3-4 and 3-5. The noise figure resu1t$ at 12 and 18 GHz
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Figure 3-9 Noise figure and associated gain vs drain current
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TABLE 3-3
-,
DESCRIPTION OF THE SHI00 DEVICE MATRIX SHOWN IN FIGURE 3-12
Row Col Device and Test Patterns ,i
..
A I On-Chip matched input 150 um FET
A 2 Test pattern for CV measurement
A 3 Test pattern for ohmic contact and gate resistance
A 4 Test pattern for Hall mobility measurement
B I 75 urn dual-cell FET with 3 urn channel length
B 2 75 urn dual-cell FET with 2.5 urn channel length
B 3 150 urn FET
B 4 150 urn cascode FET
1 C 1 150 um dual-cell FET with 3 um channel lengthj
;
.j C 2 150 um dual-cell FET with 2.5 um channel length\
C 3 150 urn FET
-j
•C 4 150 urn common gate FET ' I
D 1 Fat FET
; .
D 2 30 GHz monolithic amplifier
D 3 300 urn FET
D 4 300 um FET
i
I
I
-j
I
I
\
I
I
\
;i
. ,
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TABLE 3-4
NOISE PERFORMANCE OF SMOI DEVICES
Maximum
Minimum Associated Available
Size Noise Figure Gain Gain Frequency
Devict" (\.lm) (dB) (dB) (dB) (GHz)
1 0.5x300 3.41 8.01 - 12.0
2 0.5x150 3.99 1.2 ... 18.0
3* 0.5x150 5.1 5.1 1.3 28.15
*Amp1ifier level data
TABLE 3-5
NOISE PERFORMANCE OF SM02 DEVICES
Maximum
Minimum Associated Available
Size Noise Figure Gain Gain Frequency
Device (\.lm) (dB) (dB) (dB) (GHz)
1 0.5x150 2.12 10.6 13.98 12.0
,
2 0.5x300 1.91 10.34 13.24 12.0
2 0.5x300 2.44 8.9 - 14.0
1 0.5x150 3.56 6.9 9.8 18.0
2 0.5x300 , 3.5 5.9 8.4 18.0
3 0.5x75 4.07 6.97 9.48 18.0
4* 0.5x150 4.6 6.0 - 28.75
*Amplifier level data
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are not particularly good compared with some of our 0.5 ~m gate E-FETs and
P1300 FETs. For lots SMOI and SM02 we placed the 0.5 ~m gate in the middle of
the 2.5 ~m source-drain spacing instead of offsetting the gate toward the
source e~e~trode. This produced high source resistance which degraded RF per-
formance. At 29 GHz, a noise figure of 4.6 dB with an associated gain of
5.5 dB was obtained from a SM02 device, BI.
Our first successful 0.25 ,'m gate lot was 3M08. Due to the gate opening which
was reduced by a factor of two from the 0.5 ~m gate structure and to aniso-
tropic chemical etching characteristics, we experienced some initial diffi-
culty in fabricating the 0.25 ~m gate with a deeply recessed structure. By
implementing either the double recessed configuration or a thinner channel
layer, this problem was alleviated somewhat but not completely. A SEM picture
of the smallest SMI0a series device, BI, and a magnified view of the channel
topology are shown in Figure 3-13(a)and (b), respectively. The gate length of
this device is 0.25 ~m. As seen in the figure, the gate of this particular
device is placed in the middle of the channel with a relatively shallow recess
structure.
Tables 3-6 and 3-7 summarize the device performance at 12 GHz and 18 GHz
obtained from various device geometries from two lots, SM08 and SMlO. In gen-
eral, these devices yielded good combined performance of noise figure and gain
at these two frequencies. While the O.~ ~m gate FETs demonstrated better
noise performance at these frequencies, these 0.25 pm gate devices produced
significantly higher gain over a wide range ~f bias conditions. Figure 3-14
supports this observation by showing the measured insertion gain IS2 l! of a
0.25x150 pm gate FET from Lot SMlO as a function of frequency from 2 to
18 GHz. The value of IS21 1 at 18 GHz is a high value of 7.5 dB.
With the limited number of lots, the device geometry effect on RF performance
did not clearly emerge. However, the device geometry identified as C3, con-
sisting of one gate feed and two separate drain feeds wi~h four 38 pm gate
fingers, demonstrated excepti?nally high device gain. This geometry also
exhibited a higher 1S121 value compared to other device types. For compar-
ison, the measured S-parameters of severe 1 different types of O.25x150 ~m gate
devices are shown in Figures 3-15, 3-16 and 3-17. The «!Ievice C2 consists of
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TABLE 3-6
NOISE AND GAIN PERFORMANCE OF SM08 0.25 ~m GATE FETs
,
'.'.
"
.,
.. ;!
'"
..
I
L
Device Device Maximum
Type Gate Minimum Associated Available Test
Device (Fig. Width • Noise Figure Gain Gain Frequency
ID 3-12) (~m) (dB) (dB) (dB) (GHz)
1 D3 300 1.82 10.58 13.62 12.0
2 D4 300 2.59 9.82 11.44 12~0
3 B3 150 2.94 9.96
-
12.0
4 C3 150 2.23 13.07
-
12.0
5 C3 150 2.47 9.07 12.57 12.0
6 B3 150 2.04 9.23 11.43 12.0
7 C2 150 2.49 12.1 14.87 12.0
1 D3 300 2.49 9.15 9.81 18.0
4 C3 150 2.97 7.36 - 18.0
6 B3 150 2.70 7.58 9.66 18.0
7 C2 150 3.15 8.45 11.13 18.0
8 82 75 4.14 8.96 11.09 18.0
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TABLE 3-7
NOISE AND GAIN PERFORMANCE OF SMI0
O. 25 ~m GATE FETs
Device Device Maximum
Type Gate Minimum Associated Available Test
Device (Fig. Width Noise Figure Gain Gain Frequency
ID 3-12) (~m) (dB) (dB) (dB) (GHz)
1 D3 300 2.34 10.76 12.87 12.0
2 D3 300 2.30 10.20 13.23 12.0
3 C2 150 2.49 12.10 14.87 12.0
4 C2 300 2.94 12.87 14.38 12.0
5 83 150 2.30 10.08 13.97 12.0
6 B3 150 2.29 10.52 13.86 12.0
7 C1 150 2.74 9.82 13.77 12.0
8 C3 150 2.03 11.64 17.71 12.0
9 C3 150 2.03 11.80 17 .68 12.0
2 D3 300 3.07 6.28 - 18.0
3 C2 150 3.15 8.45 11.13 18.0
5 83 150 3.32 6.94 11.12 18.0
6 B3 150 2.96 9.25 11.45 18.0
7 Cl 150 3.28 8.07 10.27 18.0
8 C3 150 2.73 8.05 13.08 18.0
9 C3 150 2.90 9.06 12.83 18.0
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two 150 um cells on a chip, but only one cell was used for the device char-
acterization shown in Figure 3-15. The S-parameter data shown in these
figures were obtained under low noise bias conditions.
The smaller gate width devices (75 um per cell) such as types BI and B2 did
not yield good noise figure values at Ku-band frequencies due to noise
matching difficulties. However, these small devices produced an excellent
noise figure and high associated gain at higher frequencies. The best noise
figure at 29 GHz, obtained from a 0.25x150 um gate FET (lot SM08), is shown in
Figure 3-18 as a function of the associated gain. This curve was obtained by
first minimizing the noise figure and then by varying the drain bias current
without changing the matching conditions. The best noise figure and
associated gain at 29 GHz were 3.3 dB and 7.4 dB, respectively.
The equivalent circuit parameters of 0.25 ~m gate and 0.5 )Jm gate devices are
compared in Table 3-8. Representative devices from lots SM02 (0.5 um) and
SM08 <0.25 um) with identical geometries (type Bl) and a gate width of 75 um
were selected. The equivalent circuit element values were obtained from 2 to
18 GHz S-parameter data by compu~er data fitting techniques. Table 3-8 indi-
cates that the values for the intrinsic capacitance such as Cgs and Cgd and
gate transit time, 1 , of the 0.25 um gate device are, as expected, approxi-
mately half of those corresponding to the 0.5 \lm gate device. However, the
transconductance, 8m, of the 0.25 um gate FET does not improve over that of
the 0.5 \lm gate FET. Also, the output conductance value, Gd , of the 0.25 \lrn'
gate FET i0 1 as anticipated, considerably larger. However, the smaller capaci-
tance values of the 0.25 um gate FET can offset the Gd and &m values more than
enough to significantly improve the gain capability of the device at higher
frequencies. The maximum available gain of these two devices are shown as a.
function of frequency in Figure 3-19. This figure includes other 0.5 um gate
FET results for comparison. The value of f , which is defined by the
max
frequency where the MAG equals 0 dB, of the 0.5 \.lm gate FET at best reaches
70 GHz, while the 0.25 um gate FET demonstrates an fmax of 93 GHz.
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TABLE 3-8
EQUIVALENT CIRCUIT ELEMENT VAI.UES
FOR 0.5 ~m AND 0.25 ~m FETs
Parameter SM02 (0.5 ~m) SM08 (0.25 ~m)
Cgs(pF) 0.0931 0.054
Cgd(pF) 0.0053 0.002
C 0.0131 0.0091dc(pF)
R. (n) 6.65 8.88
1
Gm (mtS) 12.08 11.0
t(pS) 2.72 1.49
Gc\(mU) 0.848 1.53
Lg(pH) 366 344
R (n) 2.82 2.44g
L
s(pH) 82.4 30.0
R (n) 2.63 3.17
s
Ld(pH) 172 303
Rden) 1.82 1. 79
Cd(pF) 0.0396 0.0384
~~ 1
'1.d
'1
, ..L,
; ... . ,
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Figure 3-19 A comparison of the computed gain of the 0.25 pm and 0.5 pm gate devices.
3.2 DUAL-GATE FET
The dual-gate FET is a three port acti.ve device which can be used for mixing,
gain control, phase shifting and ampli.fication. Its properties have been exam-
ined both analytically and experimentally at frequencies ranging into
Ku-band. 8- 10 However, little work has been reported on devices and circuits
operating at frequencies above 18 GHz.
3.2.1 Device Description
A conceptual sketch of the dual-gate FET is shown in Figure 3-20a. The two
gates are located between the source and drain, allowing each to exercise con-
trol over the device operating current. A convenient representation for this
device is a series connection of two single gate FETs as shown in Figure 3-
20b. The first FET is operated in a common source configuration with its
drain current feeding the source of the second FET. An SEM of our, dual-gate
FET is shown in Figure 3-21. Each gAte finger is 0.5 ~m in length and 75 ~m
wide resulting in a total gate periphery of 150 ~m per chip. The gates are
separated by a 1.5 ~m spacing and are located in a 4.5 ~mwide channel with
gate 1 typically offset toward the source. A magnified view of the channel
area is shown in Figure 3-21b. The overall chip size is typically 13x13 mils.
The same metalli~ation systems and processing techniques used to fabricate the
E-FET device, described in Section 3.1.2, are used to fabricate the dual-gate
FET. The device is fabricated using our E-beam l~thography system for all
mask levels. During this program phase, five dual-gate FET lots were fabri-
cated using both ion-implanted and VPE material for the active layer. The
properties of each lot are listed in Table 3-9. Generally, the devices fab-
ricated on the VPE material demonstrated superior performance as mixers at
30 GHz.
3.2.2 Dual-Gate FET I-V Charncteristics
Depending on the bias conditions, the dual-gate FET is capable of operating in
four different modes. The bias dependence of these modes, summarized in
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Figure 3-20 The 9ual-gate MESFET.
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Figure 3-21 (a) E-beam fab~icated half micron dual-gate FET.
(b) Magnified view of the channel area.
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TABLE 3-9
DUAL-GATE FET LOTS
~~ r'o'
.!
.,
,
,.
"r
" I'
r
·'
L
·.•i.
Carrier Concentration,
Lot Material n (cm-3)
159 Ion Implanted 3xl017
02 Ion Implanted 3xI017
04 VPE 1.9xlOl7
D5 VPE 2.2xl017
06 VPE 2.6xlO17
Table 3-10, can be understood by analyzing the device as two series connected
FETs. The dual-gate FET I-V characteristics, shown in Figure 3-22, demon-
strate the effect of the second control gate on the overall device operating
characteristics. In each case VG2 was fixed and VGI was varied 0.5 volts per
step. The IR voltage drop across FET I will bias off FET 2 unless a positive
voltage is applied to gate 2, as shown in Figure 3-22. The current control
exercised by gate 2 is shown in Figure 3-23 where VGI = 0 and gate 2 is varied
in 0.5 volts per step.
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The mixing action of a single gate FET is primarily th~ result of the modula-
tion of the device transconductance, &ro' In a dual gate FET, the &m of the
first FET can be maie to vary abruptly with the second gate voltage. The
drain current as a function of the two gate control voltages is illustrated in
Figure 3-24. The ability of gate 2 to control the gate 1 &m can be easily
seen from this curve.
TABLE 3-10
DUAL-GATE FEr OPERATING MODES
FET I-V Characteristic
Mode FET 1 FET 2
I linear linear
2 linear saturated
3 saturated linear
4 saturated saturated
,--,
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Figure 3-22 Dual-gate FET I-V characteristics, illustrating
current limiting of second gate.
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3.2.3 Device Characterization
Several devices were characterized from 2 to 18 GHz on our automatic network
analyzer. To simplify the measurements, the three-port dual-gate device was
measured with one of the ports terminated in a short circuit. The result with
gate 2 shorted to ground is shown in Figure 3-25. In this configuration, the
device is analyzed as a common source FET followed by a common gate FET. The
frequency respo:1se as a function of VG1 is shown in Figute 3-26. The inser-
tion loss is the highest for VG1 • 0, when gate 2 is controlling the current,
making the &m of gate 1 very low. The iusertion loss is the lowest when
gate 1 is negatively biased, VGl • -0.4 7, and the ~ of gate 1 increased.
The S-parameter data obt~inerl with gate 1 grounded is shown in Figu!e 3-27.
The small signal equivalent circuit model of the cascode connected dual-gate
FET device is shown in Figure 3-28. Due to its complexity, we did not attempt
to "fit" the model to the measured data, but instead, created simple one port
equivalent circuit models. to use in the mixer circuit design efforts. The
simplified models and element values are shown in Figure 3-29.
Typically, the noise figure of a dual-gate FET is considerably higher than
that of a single gate device due to the additional noise generators in the
"second" FET. The noise performance of the dual-gate FETs with gate 2
grounded was measured at 12 GHz for some early lots. The noise figure was
typically 4.1 dB with 9.25 dB associated gain.
We experienced several device failures with devices from lot D5. SEM and
X-ray analysis were performed and the test results are presented in
Appendix B. The problem appears to be unique to the D5 lot since such
failures have not reoccurred.
3.2.4 Summary
As a result of this program, Hughes has developed E-beam lithography processes
for the fabrication of dual-gate FETa, which are currently being applied to
Ku-and Ka-band mixers. This program has demonstrated the viability of 0.5 urn,
dual-gate FET geometries for mixer applications at frequencies up to 30 GHz.
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Figure 3-28 Two-port equivalent circuit representation of
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3.3.2 Noise Properties
3.3.1 Device Description
The flicker noise (l/f noise) properties of FET devices fabricated on ion
implanted and VPE material were evaluated in an effort to determine the best
material for the oscillator device. The tests were conducted with the devices
mounted in a common source configuration. The noise properties of the devices
were compared by measuring the low frequency (DC to 10 kHz) drain current
The device selected for the FET LO development is shown in Figure 3-30. The
overall chip size is l8x22 mil~. The device is a 300xO.5 ~m low noise FET
with all mask layers, with the exception of the gate, fabricated by photolith-
ography. The 0.5 ~m gate is defined by using electron beam lithography tech-
niques. The source and drain ohmic contacts are formed by using an Au-
Ge/Ni/Au metallization system. The source-drain spacing is 2.9 ~m. A metal-
lurgical barrier metal of chromium and palladium is employed to separate the
aluminum gate from the gold bonding pad, thus avoiding the formation of inter-
metallic compounds. This metallization system has proven to be reliable in
numerous life tests. The device has been optimized for low noise common
source operation at X and Ku-band frequencies.
3.3 OSCILLATOR FET
The predominate source of oscillator phase noise is upconverted 11f baseband
noise in the device. Hence, the problem of minimizing the oscillator phase
noise can be reduced to minimizing the device llf baseband noise. Typically,
GaAs FETs have very high l/f noise with a corner frequency of several hundred
MHz. The origin of this noise appears to be traps located within the active
channel layer as well as at the epi-substrate or epi-buffer layer interface.
These traps modulate the source-gate depletion layer capacitance, thereby gen-
erating Jrain current fluctuations. Measurements by Pucel1l and others indi-
cate that the llf noise both increases and decreases with drain current depend-
ing on the bias conditions and temperature. This result suggests that the
trap distribution is not uniform but, more likely, segregated at narrowly
defined physical regions, for example, the interface region between the active
layer and the semi-insulating substrate.
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fluctuations of each device operating at a 3 volt drain-source voltage and a
drain current of 10.0 to 20.0 mAo The small number of measured test samples
prevented the det.ermination of the optimum material properties. However, of
the devices studied, those fabricated with VPE material consistently demon-
strated lower drain current fluctuations. The drain noise current versus
baseband frequenr.y for a VPE and ion implanted device operatinR at 3 volts and
20 rnA is shown in Figure 3-31. As illustrated in the figure, the VPE device
demonstrated lower noise current fluctuations than the ion implanted device at
any frequency. At 5 kHz the mean squared drain current fluctuation is
2.7 nA2/Hz for the VPE device, compared to 42 nA2/Hz for the ion-implanted
device. These results are not fully understood and will be the subject of
future investigations.
The devices used in the oscillator development were selected from Lot Ll91
which was fabricated with VPE material with a doping concentration of
2.4x1017cm-3 • The common source 2 to 18 CHz S-parameters of a typical L191
device are shown in Figure 3-32. Based on these S-parameters, small signal
equivalent circuit element parameters were computed from the data and are
listed in Table 3-11. Using this small signal model, a simple common gace
circuit was analyzed to determine the frequency range over which negative resis-
tance could be generated. The circuit, shown in Fi~ure 3-33, generates ne~a­
tive resistance hy employir~ a combination of internal and external feedback
sources consisting of device interelectrode capacitances and gate bond wire
inductance. The bond wire inductance was included as part of the device
model. Several different combinations of source to gate inductance were exam-
ined and two examples are shown in Figure 3-32. With ~ = 0.18 nH, this
circ~it generated a negative resistance extending from 21 to 30 CHz with a
maximum value of -3.99 ohms at 24 CHz. The negative resistance versus fre-
quency is also shown for ~ = 0.28 nH and demonstrates the degree of control
which is available for optimizing the frequency range and the negative resis-
tance peak. These results indicate that this device and circuit are suitable
for use in the 25 CHz LO development.
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3.3.4 Summary
TABLE 3-11
EQUIVALENT CIRCUIT ELEMENT
VALUES FOR TYPICAL L191 DEVICE
The oscillator circuits constructed with these devices satisfied all the pro-
gram requirements with the exception of the phase noise. The device
periphery, voltage, and current capabilities were sufficient to satisfy the
oscillator output power requirements. As described in Section 4.4, the volt-
age and temperature sensitivity of the device were suitable for the oscillator
design goals. While the oscillator phase noise goals were not achieved, by
optimizing the material properties, we anticipate significant future improve-
ments in the phase noise performance of the devices.
--- ...... -.--- ....
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Circuit Element Value
R. (n) 1.4
1
C (pF) 0.32gs
Cgd (pF) 0.062
Cdc (pF) 0.01
gm (mtl) 55.0
T (pS) 2.36
Gd (mtl) 4.7
C~s (pF) 0.06
Rs W) 1.27
R (f2)
, 2.5g
Rd (U) 1.9
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4.0 RECEIVER COMPONENTS
4.1 LOW NOISE AMPLIFIER DEVELOPMENT
This section discusses the development of the low noise amplifier (LNA). The
general design considerations will be reviewed first followed by the amplifier
description and equivalent circuit. The results obtained on the single and
multistage units will be presented and summarized. Finally, the results
obtained on cryogenically cooled unies will be discussed.
4.1.1 General Design Considerations
The design goal for the single stages of the LNA includes a 3.5 dB noise figure
with a minimum associated gain of 6 dB from 27.5 to 30 GHz. The most difficult
specification to achieve was the 3.5 dB noise figure since a new state-of-the-
art device had to be developed to re&lize this goal. This device development
is described in Section 3.1.
4.1.1.1 Amplifier Configuration ~ The two major configuration alternatives for
the individual stages are the balanced and single~ended configurations as indi-
cated in Figure 4-1. The balanced structure uses two transistors with a quad-
rature hybrid at the input and output to split and recombine the RF power. The
balanced configuration has several features which make the increased cost and
complexity worthwhile in many applications, including increased power handling
capability and built-in isolation.
Since the input pow~r is split between two transistors, approximately twice as
much power can be handled by the balanced stage. The isolation is provided by
the matched termination at the fourth port of the hybrid. Assuming the hybrid
is ideal and tae mismatch of the transistors is identical, all the power
reflected back by the rETs is absorbed by the termination. The same situation
exists at the output, so no additional interstage isolation is normally required
to prevent excessive ripple in multistage broadband applications.
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The choice between a balanced or unbalanced approach for the low noise amplifier
is clearly a choice between development of a quadratlJre hybrid or i~olator for
30 GHz. Very wideband designs below 18 GHz have generally used the balanced
structure due to the isolator bandwidth limitations relative to an overcoupled
The single-ended gain stage has no built-in isolation. In narrow bandwidth
designs, typically two or three stages can be cascaded directly without too
much difficulty. However, for wide ban~width applications, interstage isola-
tion is required to prevent excessive ripple or stability problems. Ferrite
HIe isolators with near octave bandwidths have been demonstrated at frequencies
up to 26.5 GHz, and similar devices are possible for Ka-band with some develop-
ment. The single-ended approach generally has the advantages of lower loss and
simplicity.
4.1.1.2 FET l{atching Network Design - The matching networks in a low noise FET
amplifier determine the amplifier bandwidth, control the gain magnitude and flat-
ness, and minimize the noise figure over the desired band. The noise figure
of an F~T gain stage is largely controlled by the input matching network while
the output matching network primarily affects gain and output power capability.
The matching requirements at the input for minimum ~oise and maximum gain are
generally not compatible. A compromise must be made between gain and noise
figure in the design. A figure of merit for a gain stage which can be helpful
in optimizing the noise figure of an amplifier with a large number of stages
is the noise measure M defined by
We chose the single-ended approach
due to the narrow bandwidth
be cascaded.
(less than 3 dB) interdigital coupler design.
to provide superior performance and simplicity
requirements and the small number of stages to
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where F is the noise figure of a stage and G is its associated gain. The sig-
a
nificance of the noise measure is that it is the noise figure of an infinite
cascade of identical stages.
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. If all stages in a high gain multistage amplifier were designed to be identical,
the optimum noise figure would be achieved by minimizing the stage noise measure,
not the stage noise figure. In practice, the first one or two stages of a FET
amplifier will be biased for lower noise measure, but the following stages can
be identical and biased for higher gain. The optimum design of the early stages
depends on the functional relation between noise figure and gain for the FET
used. This becomes a rather complex design problem to approach analytically.
To do so requires a detailed knowledge of the device S-parameters and noise
parameters. In practice, a low noise design is optimized empirically using an
approximate analytical computer-aided design as the starting point.
The device equivalent circuit model, for one of our 0.5x100 urn gate width FETs
biased for low noise, is shown in Figure 4-2. The element values of this model
were derived from device S-parameter measurements in the 2 to 18 GHz band by
using computer optimization techniques to "fit" the model to the S-parameter
data. The terminal inductances shown in the figure are bonding lead inductances.
This equivalent circuit forms the basis of our matching network design. Since
direct measurement of device S-pararneters at 30 GHz is not currently possible,
we must rely on indirect methods to generate the data required for the amplifier
design. Hence, we employ the device equivalent circuit model to generate
S-parameter data at 30 GHz. While the model is strictly valid only over the 2
to 18 GHz frequency range, since it is based on a physical representation of
the device, it can be extended to frequencies above 18 GHz with reasonable
accuracy.
For the actual matching network synthesis, the 14-element model is simplified
to the unilateral model approximation shown in Figure 4-3 where the element
values have been optimized to fit the equivalent circuit model over the band
of interest. Note that the shunt and series feedback elementa have been
eliminated. With this unilateral model approximation, the input and output
matching networKs can be addressed independently. Once the network topology
and approximate element values are derived using the unilateral model, the
design can be refined using computer-aided design (CAD) techniques. In the
CAD optimization, the complete 14-element model, including the effects of
feedback, is used.
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The series input/output inductancea are bonding lead inductances which can be
controlled by the device-circuit interface. The basic matching circuit limi-
tation is determined by the inherent device input/output Q's defined by
for the output. These parameters determine the relation between bandwidth,
maximum mismatch over the band and required matching network complexity.
The matching problem for optimizing noise figure over a given bandwidth is
very similar to that of matching for maximum gain. The conjugate of the
optimum source impedance for minimum noise can be approximated by a series RC
circuit with constant element values C. and R. over a broad frequency r.ange.1n 1n
The capacitance C. is approximately the same as the input capacitance C1' in1n
the unilateral model. The resistance R. is typically much higher than R.
1n 1
which means that the input Q for optimum noise matching is significantly lower
than the actual device Q. This implies that a simpler, broader bandwidth
matching network can be used for noise matching.
Before considering the actual matching network design, it is appropriate to
consider the limitations imposed by the Q-bandwidth product. An important
property of matching networks is that it is possible to perfectly match a com-
plex load (Q>O) to a source at only a finite number of discrete frequencies,
and not over a band of frequencies. This is a result of the Bodel2 - Fano13
network limitation which can be expressed as
for the input and
Q. .. 1
1. ---------
w R.C.
o 1. 1.
Q .. to R C
o 000
1TW
dw < --2.
- Q
4-6
(4.1-2)
(4.1-3)
(4.1-4)
(4.1-5)-Tr!wQOIl e
where w • 6w/w is the desired normalized bandwidth.
o
Figure 4-4 illustrates the maximum in-band transmission loss as a function of
the Q-bandwidth product with network complexity as a parameter. This curve was
derived from Fano's work with low-pass matching networks. The parameter "n"
represents the number of poles in the complex plane, and for a given number of
poles, Fano's network is optimum in the sense that the maximum value of the
reflection ,,)efficient is a minimum. It is interesting to note that increasing
the matching network complexity from a single pole to a double pole network pro-
duces the greatest improvement in the transmission 10s8, and that little is to
be gained for the added circuit complexity beyond n • 3.
The characteristic described by Equation (4.1-5) cannot be realized in practice
since it requires a matching network with an infinite number of elements. How-
ever, it is possible to approximate this rectangular shaped passband character-
istic with a reasonably small number of elements.
4.1.1.3 Matching Network TopoloBY, - The design considerations discussed above
can be used to determine the input matching network. In the unilateral device
approximation, the input impedance to be matched for optimum noise figure or
noise measure can be accurately mOdeled over a large frequency range by a con-
stant value series RC circuit. Then, the in 111 mat :hiTv, l'ir' lit I hi o"VC'-
oped logically as follows:
where few) is the input reflection coefficient of the passive lossless network
coupling the load to the source, wand Q are the resonant frequency and the Q
o
of the load, respectively. The equality sign holds providing feW) has no zeros
in the right-half complex plane. The above equation illustrates that a low
reflection coefficient can be obtained only over a limited bandwidth. In fact,
the most efficient network would provide a constant input reflection coefficient
(Ifl(w) -Irml) over the desired bandwidth, and totally reflect incident power
outside of this bandwidth. For this ideal matching network, the in-band reflec-
tion coefficient is given by Equation (4.l~4) as
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4.1.2 Low Nois~ Amplifier
Based on the above procedure, a low noise ampliEer circuit was developed. While
this circuit was originally developed for our PI-300 device, the same basic cir-
cuit was used in all of the fabricated amplifiers by adjusting the circuit
element values associated with the device-circuit interface and the :,~i~ial pre-
matching networks.
The network element values are optiffiized using a computer-aided
optimization procedure, such as provided by COMPACT.
A network topology is developed and approximate element values are
calculated.
The required complexity of the matching network is determined while
meeting required noise specification. This information is derived
from the noise parameters of the device discussed earlier.
2.
3.
4.1.2.1 Amplifier Description - Our approach to the amplifier design emphasizes
MIC fabrication technology. In the amplifier stage shown in Figure 4-5, fused
quartz substrates, 10 mils thick, with Cr-Au metallizations w~rc used to fabri-
cate the matching networks. Parallel plate chip capacitors, fabricated from
high dielectric constant (E ~ 100) material, were used for dc blocking and RF
r
When the input matching circuit for the FET chip is matched to minimize noise
measure, the device associated gain will have a gain-frequency slope of 5 to
6 dB per octave due to the intrinsic rolloff characteristics of the device.
This is the characteristic which would result if the transistor output was con-
jugately matched at each frequency in the band. To achieve flat gain response
over the desired band, the output matching network must compensate for this
rolloff. The output network must be designed to provide the necessary impedance
matching to achieve the maximum associated gain at the upper end of the desired
frequency band. It must also provide a frequency dependent mismatch or resistive
attenuation to compensate for the transistor gain slope at lower frequencies.
The choice of reactive or resistive compensation is dependent on the applica-
tion. We chose reactive compensation due to its simplicity.
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bypass. Bond wire 0.7 mil in diameter was used for inductive elements and A/4
high impedance transmission lines. The device and circuits are mounted with
silver epoxy (Epotek H20E) to an invar carrier plated with nickel and gold.
The carrier dimensions are 0.060xO.25xO.390 inches •
The amplifier illustrated in Figure 4-5 utilizes the 0.5x300 ~m device. Its
equivalent circuit is shown in Figure 4-6a. The amplifiers developed :ater in
the program with different device geometries used the same micros trip circuits,
but the prematching circuit was modified to optimize perfo~nce. The equiva-
lent circuit for the O.5x150 and 100 ~m devices is shown in Figure 4-6b and that
for the 0.25x150 ~m devices in Figure 4-6c.
A simulation of the gain performance of an amplifier employing the 0.25x150 ~m
device is shown in Figure 4-7. The device parameters listed in Section 3.1 were
used in this simulation. The input network was designed for a noise match at
30 GHz, while the output network was adjusted to provide gain slope compen-
sation. The initisl measured performance of one of the SM08 amplifiers is also
shown in the figure for comparison. The agreement with the simulation is fairly
good. Return loss measurements indicate that the input and output matching net-
works were providing minimum retarn 108s just above 30 GHz (31 to 35 miz); hence
the lower gain at 30 GHz.
4.1.2.2 Sinsle Stage Amplifier Results - Each amplifier was evaluated and
optimized in a test fixture equipped with dc bias, os~illation suppression net-
works and waveguide-to-microstrip transitions. Ground walls are mounted on each
side of the carrier to raise the cutoff frequency of the guide. A photograph
of an assembled tuned amplifier is shown in Figure 4-8. The circuits were tuned
by welding gold foil to the circuit or applying silver epoxy. During RF testing,
the ends of the transitions are covered by shorting plates.
The waveguide-to-microstrip transition shown in Figure 4-9 is an E-field probe
design fabricated on 10 mil thic\t quartz. The frequency performance from 26.5
to 32.0 GHz of two probes measured back-to-back is 8hc'§O in Figure 4-10. The
insertion 1088 is typically 0.5 to 0.6 dB over the band, with a return 10s8 of
greater than 15 dB over that range.
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The best noise figure achieved with a 0.5 ~m gate length device was demonstrated
by amplifier #7 fabricated with devices from lot 401. It demonstrated a 3.6 dB
noise figure with 3.5 dB associated gain at 28.75 GHz, and achieved a maximum
gain of 5.0 :: 0.5 dB with a I-dB bandwidth of 4.5 GHz. The output power at
the 1 dB gain compression point was +11.0 dEmo
Spot noise figure measurements can be obtained by resetting the switches
without removing the device under test. The noise figure measurement is a
double sideband measurement at a 30 MHz IF frequency which is fed into an auto-
matic noise figure meter. The noise source is a calibrated solid state noise
source with an ENR nominally of 15.2 dB.
The highest gain wide bandwidth single stage amplifier (#12) employed a
O.5x75 11m SMOI ItH It device. This amplifier achieved 9.3 dB gain at 29 GHz.
The performance of the single stage amplifiers is summarized in Table 4-1. The
data has been corrected for transition 108s. A total of eighteen amplifiers
were evaluated with the minimum noise figure ranging from 3.6 dB to 6.5 dB at
28.75 GHz. The maximum gain ranged from 5.0 dB to 11.0 dB. The initial ampli-
fier development started with 0.5x300 ~m devices from lots Ll43 and L149. These
devices achieved a maximum gain of typically 5.0 to 6.0 dB with one of the Ll43
d~vices demonstrating a maximum gain of 11.0 dB at 28.75 GHz. The frequency
response of a high gain L149 amplifier (16) is shown in Figure 4-12. It achieved
8.0 !:. 0.5 dB over a 11.5 percent I-dB bandwidth. Typically, these devices had
relatively poor noise figures and demonstrated RF instability. The 1 dB gain
compression point occurred at a power output of +10 dBm for these devices.
The amplifiers were evaluated and optimized in a swept frequency reflectometer
system also capable of measuring noise figure and associated gain. A schematic
of the test system is shown in Figure 4-11. When performing swept frequency
insertion gain and reflection measurements, the diode detectors are connected
to the scalar network analyzer. The system is capable of performing measure-
ments across the band with an accuracy of 0.3 db over a 25 dB dynamic range.
For single frequency measurements, the power meters were used.
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TABLE 4-1
SINGLE STAGE LOW NOISE AMPLIFIERS
-
j
Maximum Gain Noise Figure Output Power
Device 1dB Minimum NF* 1dB @ 1 dB
Amplifier Device Size Gc\in Bandwidth /Associated Gain Bandwidth Compresston
if Let (IJm) (dB) (GHz) (dB) (GHz) Pt. (dBm) *
1 L143 0.5=<300 6.0 ~ 0.25 3.0
- --
+10.0
2 L143 O.5x300 1I.0 @28.25 .---
-- - ---
I GHz3 Ll49 0.5y-300 6.0 @29.5
--- - - --
GHz
4 L149 0.5x300 5.0 :!: 0.5 3.75
-- - -
5 L149 0.5x300 6.0 :!: 0.5 1.5
- -
+10.0**
6 L149 0.5x300 8.0 :!: U.5 3.25
-- -
----
7 401 0.5x150 5.0 :!: 0.5 4.5 3.6/3.5 1.0 +11.0
8 1429 0.5x150 6.0 :!: 0.5 3.25 5.7/3.5
--- ---
9 1429 0.5x150 6.5 ± 0.25 3.5 4.4/4.2 2.5 ----
10 1429 0.5x150 7.5 :!: 0.5 3.5
--- --- ---
11 1429 0.5x150 7.0 :!: 0.5 3.8 5.0/4.5 3.5 +7.3
12 SM01 0.5x75 8.0 ± 1 4.5 6.5/4.4
-- -
13 SMal O.5x75 7.0 :!: 0.5 5.25 5.1/5.1 3.5 ----
14 SM02 O.5x75 6.5 :!: 0.5 4.0 4.6/5.7 3.0
---
*@ 28.75 GHz
**@ 30.00 GHz
TABLE 4-1
SINGLE STAGE LOW NOISE AMPLIFIERS (CONTINUED)
•
.s:-
I
N
o
Maximum Gain Noise Figure Output Power
Device IdB Minimum NF* 1 dB @ 1 dB
Amplifier Device Size Gain Bandwidth /Associated Gain Bandwidth Compression
If Lot (um) (dB) (GHz) (dB) (GHz) B.t. (dBm) *
15 F2 O.5xl00 7.5 ± 0.5 4.5 4.8/5.7 4.5 ----
16 F2 0.5xl00 6.0 ± 0.5 7.0 4.7/4.6 4.0
---,
17 SM08 0.25x150 7.5 ± 0.5 7.85 3.76/6.65 3 ----
18 SM08 0.25x150 5.5 ± 2.5 4.5 3.9/5.2 3.5 ---
*@ 28.75 GHz
O:""("'~l,~t P;1:",': EJ
OF I<:~;:: V·!,' C'f
Frequency response of amplifier 06.
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The frequency response of this amplifier is shown in Figure 4-13. It also had
the highest noise figure; 6.5 dB with 4.4 dB associated gain at 28.75 GHz.
The frequency response of the widest bandwidth amplifier (#16) is shown in
Figure 4-14. This amplifier has a gain of 6.0 ~ 0.5 dB over a 23 percent band-
width. No attempt was made to measure the gain below 26.5 GHz. The noise figure
of this stage was 4.7 dB at 28.75 GHz with an associated gain of 4.6 dB.
The widest I-dB noise bandwidth, 4.5 GHz, was achieved by amplifier #15, whose
noise figure and associated gain versus frequency are shown in Figure 4-15.
The minimum noise figure is 4.8 dB with 5.7 dB associated gain. The gain varies
by 2 dB over this frequency range. Biased for maximum gain, this amplifier pro-
duced a gain of 7.5 + 0.5 dB over a 4.5 CHz frequency range.
The frequency response of the best single stage amplifier (#17) is shown in
Figure 4-16. This amplifier employed our newly developed 0.25x150 urn device
from lot SM08. A minimum noise figure of 3.76 dB with 6.65 dB associated gain
was achieved at band center frequency, 28.75 GHz. The l-dB noise bandwidth is
3.0 GHz. Biased for gain, this amplifier achieved a gain of 7.5 ~ 0.5 dB over
a 14 percent bandwidth.
The performance of the above amplifier essentially meets the program design
goals, 3.5 dB neise figure with 6.0 dB associated gain. However, the effects
of the noise figure and associated gain of the stages can be best illustrated
by examining the noise measure these stages would achieve. An infinite cascade
of identical stages would produce a system noise figure defined as the noise
measure (M) of the constituent stages. Used as the front end of a receiver,
this noise measure would be the noise figure the receiver would achieve. These
differences are illustrated in Figure 4-17, which shows the amplifier noise cea-
sure dependence on the individual stage gain and noise figure. Our amplifier
results at 28.75 GHz are plotted on this graph. Two of the amplifiers could
be cascaded to obtain a noise measure below 5 dB. These are the two amplifiers
employing 0.25 urn devices. The best 0.5 urn device amplifier would result in a
noise measure near 5 dB. The majority of the 0.5 ~m gate length stages would
yield an overall receiver noise figure from 5.5 to 6.5 dB.
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4.1.2.3 Multistage Amplifier Results - Using these single stage amplifiers,
three multistage units were constructed. Blocking capacitors were added between
stages and the units were directly cascaded. The performance of these LNAs are
summarized in Table 4-2. The performance of the first two stage amplifier is
shown in Figure 4-18 for two bias conditions - minimum noise and maximum gain.
Employing devices from lots 401 and 1429, this amp-lifier dell&onstrated a maximum
gain of 10.8 dB at band center. Its minimum noise figure was 5.8 dB with 7.55 dB
associated gain. nle stages were successfully cascaded without retuning.
The frequency performance of the second two stage amplifier is shown in Fig-
ure 4-19. Biased for maximum gain, this amplifier demonstrated a gain of
11 ~ 0.5 dB from 27.5 to 30.0 GHz. At minimum noise bias, the noise figure
was 7.0 dB with 9.4 dB associated gain at 28.75 GHz. A photograph of this two
stage amplifier is shown in Figure 4-20.
During the latter part of the program, a three stage LNA was constructed using
the two SM08 amplifiers and a F2 amplifier. A photograph of the three stage
amplifier is shown in Figure 4-21. The frequency response of this LNA at min-
imum noise figure bias is shown in Figure 4-22. The minimum noise figure is
4.4 dB with 17 dB associated gain at 28.75 GHz. The gain is flat to + 0.5 dB
over the band from 26.5 to over 30.0 GHz. The frequency response at maximum
gain bias is shown in Figure 4-23. The gain, 20.0 ~ 1 dB, extends from 26.5
to 30.5 GHz. The minimum noise figure at band center is 4.8 dB. The gain com-
pression characteristics of this amplifier at 28.75 GHz are shown in Figure 4-24.
The output power at the I-dB gain compression point is +4 dBm, and +5 dBm for
the high gain and the minimum noise bias conditions, respectively.
4.1.3 Cryogenic Test
Stable, low power and low cost GaAs FET amplifiers are attractive alternatives
to paramps in intermediate performance cryogenically cooled (20oK) microwave
receiving systems, when the lowest noise, high cost maser is not required.
Cooled FET amplifiers at 5 GHz (20oK)14 and 23 GHz (77 0 K)15 hAve demonstrated
noise temperatures 3 to 5 times lower than 3000 K units.
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TABLE 4-2
MULTISTAGE LOW NOISE AMPLIFIERS
--,
. I - I --I -.. 'y_. I
Number Maximum Gain Bias Minimum Noise Bias 1 dB Output Power
Amplifier of Gain 1 dB Bandwidth NF* Associated Bandwidth 1 dB Compression
II Stages (dB) (GP.z) (dB) Gain (dB) (GHz) Pt. (dBm) *
1 2 10 ± 0.5 2 5.85 7.56 2
---
2 2 11.5 ± 0.5 2.8 7.0 9.4
-- ---
3 3 10.0 ± 1 4.2 4.4 17.35 2.15 +4.2
*@ 28.75 GHz
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The design of low noise PET amplifiers for cryogenic operation involves a
careful study of thermal and electrical properties of the
• Assembly materials (epoxy, solder)
• Substrates and carriers
• Metallization layers (circuits and device connections)
• Device parameters (RF and dc) and
• Circuit elements
to characterize and maximize device cooling and account for device-circuit
changes to optimize performance. These experiments represent an initial inves-
tigation of our assembly techniques, device-circuit integrity and device RF and
dc performance at cryogenic temperatures. Special design and assembly procedures
were not implemented on the units evaluated and hence optimum performance improve-
ments at low temperatures were not expected.
4.1.3.1 Amplifier Description - Five Ka-band amplifiers, operational at fre-
quencies ranging from 26.5 to 38.0 GHz at room temperature, were selected for
cryogenic evaluation. Basically, two types of amplifiers were chosen. Four
of the units were built in the type 1 configuration; two for 30 GHz operation
(Figure 4-25a) and two for 40 GHz operation (Figure 4-25b). The device was
mounted to a brass carrier between 50 S1 microstrip lines fabricated on 10 mil
thick fused quartz substrates with integrated waveguide-to-microstrip transi-
tions. The device, substrates, and chip capacitors were mounted with silver
epoxy. The entire matching network consists of the gold wire and ribbon net-
works surrounding the chip. Approximate equivalent circuits for the
amplifiers are shown in Figure 4-26. The FETs were experimental O.5x75 m,
"H" type devices from lots SM02 and SM04. 'l'he size of the amplifier is
0.110xO.250 inch. During test the amplifier was mounted in the waveguide test
fixture as shown in Figure 4-27. The type 2 amplifier, one of our regular
30-GHz units, has been previously described.
4.1.3.2 Test Description - Cryogenic tests were conducted at the Naval
Research Laboratory (NRL) in cooperation with Dr. D.L. Thacker of the
E.O. Hulburt Center for Space Research. The tests were performed using their
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vacuum evacuated waveguide test system which included a Cryogenic Technology
Inc., model 350 refrigerator. Hot (ambient) and cold (770 K) loads were
employed in a double sideband Y factor noise test determining both noise
temperature and gain.
Noise tests are more complicated at temperatures other than 2900 K because
assumptions made during room temperature measurements are no longer good approx-
imations. One must determine not only system losses, L, but also their tempera-
ture, TL•
For proper evaluation of the noise temperature of a component imbedded in a
system, such as a matched loss, L, cascaded with an amplifier with noise temper-
ature, T , the overall noise temperature, T t is given by
e e
ri
I 'i I
T t
e
= (L - 1) TL + LTe (4.1-6)
so that, the loss ahead of an amplifier multiplies T
e
by L and adds (L - l)TL
to the overall noise temperature.
A similar expression can be written for loss following an amplifier. This is
complicated by the fact that in the cryogenic test the temperature of the loss
is not constant throughout the system, as those losses are in the components
interfacing with the device under test, and probably have a temperature
gradient along their length. The task is further complicated due to time
consuming calibrations at both room temperature and 24oK.
The amplifiers were tested individually at room temperature and 24oK. The
cooling from 2960 K to 240 K occurred over approximately an 8-hour, time period
due to system constraints and to avoid thermal shock to the components, however
warmup times were significantly shorter.
4.1.3.3 Cryogenic Test Results - The five amplifiers were tested and optimized
before being taken to NRL for measurement. The initial performance measured
at Hughes TRC is listed in Table 4-3 for each unit, and represents the perform-
ance level at the test fixture ports. These amplifiers were repr.esentative of
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TABLE 4-3
PERFORMANCE OF CRYOGENIC TEST UNITS MEASURED AT TRC
Improvements in noise temperatu"e by factors of 3 to ~ have been reported with
our results falling below that range. This may be an indication that:
constructed for 30-GHz operation performed best at 30.0 and 31.0 GHz. The 40-
GHz unitd operated best at 37.0 and 38.0 GHz.
The most er.tensive data was taken on amplifier #5. Room temperature (296oK)
and 24oK, gain and noise temperature measurements were taken versus drain cur-
rent, IDS' at 28.15, 29.0, and 29.95 GHz and are prp.sented in Figure 4-28a,b,c
for each frequency. The data ~epresent performance at the test fixture ports
without retuni.ng to cryogenic temperatures. The noise temperature minimum is
2.2 to 3.3 times lower at 240 K than at 2960 K depending on the frequency. At
higher drain currents the degree of improvement increases, ranging from 2.7 to
4.5. At two frequencies the associated gain increased at 240 K as expected.
The reason for the decrease in gain at 29.0 GHz has not been determined at
this time, but is probably due to circuit detuning effects.
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Except for amplifier
The two amplifiers
- .
Amplifier Device Parameter
Noise Figure Associated Gain Frequency, ID Lot Size (dB) (dB) (GHz)
1 H-O SM04 0.5x75 lJrn 6.0 6.2 30
2 "-3 SH02 0.5x75 urn 5.3 6.7 37
3 "-4 SM02 0.5x75 um 6.1 5.6 38
4 "-5 SM02 0.5x75 ~m 5.55 6.2 31
5 A-2 F2 0.5xl00 \.1m 4.7 4.6 28.75*
*corrected for transitions (0.5 dB total)
average performance Ka-band FET amplifiers at the time.
i5, the noise figures of the units were not optimized.
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• Nonoptimum noise match at the cryogenic temperatures.
• Our devices have a higher ratio of nonthermal to thermal noise than
other. devices due to geometry or materials.
• The device channel was not optimally cooled due to a high thermal
resistance, possibly caused by the silver loaded epoxy used to mount
the device and circuits.
Additionally, the thermal path provided by the 0.7 mil bond wire on the source
and drain of the devices may have significantly reduced the heat flow from the
device.
One interesting aspect of the results is shown in Figure 4-29. When cooled,
the minimum noise temperature is approximately the .same for all frequencies
despite the differences at 296oK.
Variations in device dc parameter~ with temperature can be used to determine
the variation with temperature of material parameters important in noise theory,
mobility and saturation velocity for example. Insufficient data prevents any
definite conclusions, however the saturated drain current, Ins and gate voltage
were measured. The drain current, IDS' versus gate source voltage, Ves ' at
3.0 volts clrain-source, VOS' is shown in Figure 4-30 for the device operating
at 296°K and 24oK. IDS is 4 to 6 rnA higher at 24°K than at 2960 K for any gate
voltage. The slope of the curve represents the transconductance, however, this
is not the true device transconductance gm' which is given by
(4.1-7)
L
L
[
where 8m' is the measured external value and R
s
is the source resistance. If
we assumed Rs was constant, then the device transconductance~ gm' increased by
greater than 28 percent when cooled to 24oK. Additionally, if we assumed at
3 rnA the device is pinched off, the pinchoff voltage, Vp , increased by
33 p~rcent going from hot to cold.
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Similar changes in GaAs device dc characteristics, increased IDS and gm', have
been reported when they were cooled to low temperatures. The increase in IDS
could be the result of the increase in saturation velocity, vs
16
, at low tem-
peratures. One unexpected change, an increase in the pinchoff voltage, may have
been a surface state effect contributing to an increase in IDS'
A photograph of the amplifier after test completion is shown in Figure 4-31.
The micros trip circuit consists of Cr-Au metallization on 10 mil thick, fused
quartz substrates. The network was tuned by parallel gap-welding gold foil and
the circuit. Parallel plate chip capacitors and 0.7 mil bond wire also were
used to construct the RF matching and dc bias networks. The center mount, wave-
guide-to-microstrip transition mount and walls were fabricated from brass. The
amplifier carrier was Invar. The transitions were connected to the amplifier
with gold ribbon gap welded between the micros trip lines.
After test completion the unit was carefully examined to determine failure
points in the assembly. All cir.cuitry mounted on the Invar carrier, including
the gap welds on the matching network and transitions, remained intact. Failure
points occurred on the transitions as evidenced by the fracturing of the fused
quartz substrates in both transitions. We believe that this is the result of
joint st~ess at the waveguide-to-waveguide mount interface. Additionally, though
it cannot be seen in the photograph, one of the transition substrates is par-
tially lifted, indicating an epoxied bond failure.
Attempts to measure several type 1 amplifiers were unsuccessful due to stability
problems which resulted in high frequency oscillations. Attempts to suppress
the oscillations failed, but indicated au excess of 40 GHz in the fundamental
oscillation frequency.
Generally, the agreement between the room temperature measurements at TRC and
NRL was worse than expected. This may have been due to differences in source
and load impedances presented by the different test systems, differences in the
actual DSB measurement or mechanical damage to the units during transportation.
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4.2 IMAGE REJECTION FILTER
The frequencies of interest in the mixing process are summarized below.
Local Oscillator (LO) 25 GHz
LO Harmonics N(25.0) GHz
,
>. Signal (L.O. + I.F.) 27.5 to 30.0 GY.o;
Image (L.O. - I.F.) 20.0 to 22.5 c;~iz
Intermediate (I.F.) 2.5 to 5.0 ('1iz
A filter is required to eliminate noise and spurious signals from entering the
mixer and being down converted to the IF band. In this section, the design and
the development of the {mage rejection filter is presented.
4.2.1 Filter Design and Implementation
The image rejection filter was implemented in the form of a parallel-coupled
micros trip bandpass filter. This filter configuratbn was chosen for its sim-
plicity, suitability for micros trip implementation, ease of fine tuning, and
ability to achieve the necessary bandwidth with realizable elements. The design
goals of the filter are listed below:
Passband
Image
LO
27.5 to 30.0 GHz
20.0 to 22.5 GHz
25.0 GHz
Minimum insertion loss
20 dB rejection
Maximum rejection
To achieve low insertion loss, a minimum number of resonators (2) were selected.
The design values for a Tchebyscheff response with 12 percent bandwidth and
0.2 dB ripple were obtained using the equations given by Matthaei l7 for
filters with A/4 w&velength resonators. Corrections for end effects and line
width changes were applied during the filter layout. The equivalent circuit
of the filter is shown in F'igure 4-32 and its computed performance is illus-
trated in Figure 4-33.
A photograph of the filter is shown in Figure 4-34. The circuits were fab-
ricated on a 10 n.il thick fused quartz substrate with Cr-Au metallization. The
pattern was etched using an ion milling technique to maintain edge acuity and
gap spacing.
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4.2.2 Filter Performance
The performance of the filter is shown in Figure 4-35. The insertion loss is
1.2 dB in the passband which is centered at 27.8 GHz, 3 percent off the design
goal. The I-dB bandwidth is 2.5 GHz. The return loss over the band is greater
than 20 dB. The filters were tuned to the 28.75 GHz center frequency by reducing
the length of the resonators. This was performed using a laser trimming system.
The frequency response of a tuned filter is shown in Figure 4-36. The insertion
loss, 1.0 dB ~ 0.3 dB over the band, is in excellent agreement with the design
simulation. The I-dB bandwidth of the completed unit is 16 percent lower than
the simulation but covers the required frequency range. A Q of 150 for the
micros trip resonators can be calculated from the measured insertion loss and
bandwidth and compares favorably with theoretical estimates.
The frequency response of a tuned filter over a broader bandwidth is shown in
Figure 4-37. The passband insertion loss is 1 dB with a 12 percent 3 dB band-
width. Rejection at the 25 GHz LO frequency is 15 dB and at image frequencies
(20.0 to 22.5 GHz) is 23 to 29 dB.
4.3 DUAL-GATE FET MIXER
Dual-gate FETs provide an alternative to diodes and single gate FETs for mixer
applications, in particular, where low LO drive and conversion gain are
desired. By introducing a different signal on each gate, a simple effective
means for modulating the device current at two frequencies is obtained that
eliminates coupler requirements and simplifies matching network design.
This section will outline general dual-gate mixer design criterion, describe
its implementation and summarize the results achieved on units developed during
this program.
4.3.1 Design Consideration
The dual-gate mixer performance goal includes an RF frequency range from 27.5
to 30.0 GHz with the RF to IF conversion gain of 11 dB. The SSB noise figure
goal was 12 dB. Initially, the LO and IF frequencies were unspecified and later
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chosen to be 25.0 GHz and 2.5 to 5.0 GHz, respectively. Due to the octave
bandwidth requirement, difficulty with the dual-gate FET IF port matching was
anticipated. The problem of determining the optimum noise terminations at the
dual-gate mixer ports and their interaction was also unknown at these
frequencies.
The mlxlng action in a single-gate FET is primarily a result of the modulation
of the device transconductance, &m. l8 The conversion gain is the highest for
the device biased near pinchoff, since ~ variation is strongest there. In
the dual-gate FET, however, the first gate transconductance, ~ a ~l' can be
made to vary abruptly with the second gate voltage (Section 3.2). This varia-
tion is at least as strong as for a single-gate FET of similar construction.
The analysis of the mixing of two large signals in a nonlinear element is dif-
ficult and time consuming. By limiting the magnitude of one of the signals,
the problem becomes one of a nonlinear analysis with 4 single frequency driving
function and a linear multi frequency analysis where the nonlinear element has
been replaced by a time varying linear impedance.
The mixer design begins with a thorough three-port measurement of the grounded
source dual-gate FET under a variety of bias conditions. A LO drive level and
bias are selected and ~ is calculated as a function of time. We can exprens
the transconducta1ce as
co
••
II
~ I
\ I
i I,
~ ]
.: I
• !
n
: I
;11
'-
where
k III -co
is the local oscillator radian frequency and
(4.3-1)
• I
, j
. !
!
121fgk ~-~21f o ~(t) e-jkwtdt.
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(4.3-2)
••
where gl is the conversion transconductance, Rin is the input resistance, and
C and Rd are the time average values of gate-source capacitance and drain
resistance, respectively.
We can now replace the nonlinear &m in the circuit by a time varying linear
transconductance. If we introduce a voltage, VRF , across this device, we will
get current flow at frequencies kw LO±wp$. Classical mixer theory can then
be used to analyze the circuit. Pucel 18 has shown that the available conver-
sion gain of a FET is given, approximately, as
While this was derived for a single-gate FET, it can be applied to the dual-
gate device. In the ideal case where g of the first gate is a step function
m
when modulated by the second gate, 81 • &m/w ~ &m/3. Substituting the
parameters listed below, which were obtained from DC and small signal
measurements on our devices, in equation (4.3-3) a conversion gain of~5 dB is
projected at 28.75 GHz.
(4.3-3)
Rin • 7 Q
C- 0.12 pFRd - 900 Q
g • 20 mt!m
G •c
A diagram of the dual-gate mixer and a simple equivalent circuit for the
device are shown in Figure 4-38. The RF input is impressed on the first gate
(closest to the source) and the local oscillator signal is applied to the
second gate. The scattering parameter for a device with an inductive gate 2
RF termination was measured as a function of gate 2 DC voltage. The measured
data is presented in Table 4-4 and demonstrates the insensitivity of the
device input impedance to gate 2 voltage changes, which is typical of this
circuit. This advantage allows one to design the input matching network based
on small signal data obtained w'ithout the LO signal applied.
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The IF output is taken from the dr.ain. In addition to providing the low fre-
quency IF matching, the drain circuits must properly terminate the RF signal
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TABLE 4-4
S-PARAMETERS OF DUAL-GATE FET AS A FUNCTION
OF GATE 2 BIAS POINT
Input Parameters
Bias Frequency
VG2 ID 2.0 GHz 10.0 GHz 18.0 GHz
Volts rnA Mag-Angle Mag-Angle Mag-Angle
+0.9 36 1.00 < -8.60 0.94 < -630 0.83 < -820
0.0 27 1.00 < -8.80 0.95 < -65" 0.85 < -890
-0.5 21 1.00 < -8.70 0.95 < -650 0.86 < -900
-1.0 13 1.00 < -8.40 0.94 < -630 0.83 < -820
-2.0 5 1.00 < -10.2° 0.96 < -630 0.87 < -97°
Output Parameters
Bias Frequency
-
VG2 I D 2.0 GHz 10.0 GHz 18.0 GHz
Volts rnA Mag-Angle Mag-Angle Mag-Angle
+0.9 36 0.93 < -2.8° 0.92 < -270 0.95 < -480
0.0 27 0.89 < -2.80 0.89 < -280 0.93 < -520
-0.5 21 0.86 < -2.80 0.86 < -280 0.92 < -530
-1.0 13 0.93 < -2.8° 0.92 < -270 0.95 < -480
-2.0 5 0.85 < --3.00 0.84 < -290 0.87 <: -560
4-61
•,fA. _Q+""'''l'p ,P .I ;:::'hi . J*' '1 ? •.•,......'Mi14'" ; $;": "
I .
. i
,
r;
HI"'..,.'-.:
~, ~
p,
....
: '
.
r
1,
l
f
'"~..
l
f
j, ;
t;
frequencies and LO frequency to prevent instability, optimize the mixer noise
figure, gain, maintain linearity and minimize the LO drive power. Unlike the
input, the output impedance of the device varies considerably with gate 2
voltage, indicating that the drain match will be sensitive to the LO drive
level. Device output S-parameter measurements as a function of VG2 are
tabulated in Table 4-4.
4.3.2 Mixer Circuit Description
A photograph of the dual-gate mixer circuit is shown in Figure 4-39. The dimen-
sions of the mixer are 0.060xO.250xO.700 inches. The matching circuits are fab-
ricated on one quartz substrate, 10 mils thick, with Cr-Au metallization. A
hole was ground through the substrate for mounting the device. The device and
circuit are epoxied to the nickel and gold plated invar carrier. High dielec-
tric constant chip capacitors are used for dc blocking and RF bypassing on the
circuit. Bond wires 0.7 mil in diameter are used for inductive elements and
A/4 transmission lines. The RF and LO signals were introduced to the device
from opposite sides of the carrier, a configuration simplifying the interconnec-
tion of the circuit to the device bonding pads. '!he carrier incorporates 8 micro-
strip-to-coaxial transition through the bottom of the carrier for the IF. An
approximate equivalent circuit of the mixer is shewn in Figure 4-40.
A photograph of the dual-gate mixer mounted in the test fixture is shown in
Figure 4-41. The carrier is mounted between two waveguide-to-microstrip tran-
sitions, one K-band and one Ka-band. The test fixture provides dc bias and an
SMA coaxial IF output port.
4.3.3 Mixer Performance
Initially the RF conversion loss of the mixer was quite high, typically 10 dB.
These early mixers did, however, exhibit the low level LO drive requirements
(1.1 dBm) as expected. The RF port matching was generally not very difficult
with 8 typical return loss of greater than 12 dB over the band.
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The frequency performance of a dual-gate mixe~ developed later in the prugram
is shown in Figure 4-42. Due to improved devices and circuit techniques, the
noise figure is reduced to 10 dB at band center. The maximum conversion
gain is +0.5 dB and is achieved at band center. The narrow conversion band-
width was typical of all the optimized mixers. This is a result of the IF
port matching network. The IF port of the device presents a very high impedance
and is difficult to match over any wide bandwidth without a complex multi-
element network. Due to space limitations, this was not possible. The mixer
noise figure is determined primarily by tha RF port matching. The performance
of the mixers at 29 GHz is summarized in Table ~-S; twelve mixers were evaluated.
Typically, the signal level of the external 25 GRz LO was +9 dBm. The average
conversion loss was approximately 3 dB but the units produced later in the
program tended to be better. The highest conversion gain achieved was +3 dB.
T~e best noise figure measured was 10 dB with +0.5 dB conversion gain.
Generally, the port-to-port isolation was greater than 20 dB for any of the
ports.
A few problems were encountered d'.lring the mh:er development process whi.ch
need further investigation. One problem, with a significant impact on the
operation and optimization of tho mixers, was the variation in optimum bias
condition for best conversion. The twelve mixers constructed and evaluated,
generally, exhibited two bias conditions which resulted in near equal perform-
ance; one at high and one at low operating currents. The final optimized oper-
ating current of the mixers varied from 1 ~\ to 30 rnA with most at low current
bias points. The optimum bias conditions for the mixers are shown in
Figure 4-43. The best result, +3.0 dB, was obtained with a VG2 • +1.0 V.
However, for VC2 > +1.0 V, the device was unstable for some bias conditions
and for some ~tching conditions demonstrated non-linear mixing characteristics.
Another problem which made the mixer ~asure\l\ents and circuit tweeking very
difficult was the interaction between the gates. This made optimizing the RF
and LO gate matching independently very difficult.
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Figure 4-42 Frequency response of Ka-band dual-gate PET mixer.
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TABLE 4-5
PERFORMANCE SUMMARY OF DUAL-GATE FET MIXERS AT 29 GHz
Isolation
Mixer Conversion Noise RF to IF LO to IF LO to RF
II Gain (dB) * Figure. (dB)* (dB) (dB) (dB)
D-2 -10 ** -- -- -- --
D5A (13 +3.0
-- -- -- --
D52A iJ7 +0.5 10.0 -20 -14 -8
D5 filA -5.5 11.7 -33 -28 -30
D5 #2A -6.5 16.0 -26 -23 -
D5A9 -6.0
-- -- -- --
D5-A -4.0
-- -- -- -
D52A {/2 -2.5 15.0
-- -- --
D5 -7.0
-- -- --
-5
D6A8 -2.0 15.0
-- -- --
D6 filA -4.4 16 -43 -25 -20
D6 fl1 -0.4
--
-51 -32 -19.S
*@ +9 dBm LO drive level
**@ +1.1 dBm LO drive level
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Figure 4-43 Optimum conversion versus operating current
for several dual-gate FET mixers.
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4.3.4 Summary
r
During this program, significant progress was made on the dual-gate FET mixer.
The mixer noise figure specification was realized and the conversion'gain,
though below the design goal, vas improved as experience and device
improvements progressed. It is clear that a more complicated (multiple pole)
IF matching network and a higher IF frequency will be required to achieve the
2.5 GHz IF bandwidth requirement.
4.4 LOCAL OSCILLATOR DEVELOPMENT
In this section, the design approach for a low phase noise 25 GHz FET local
oscillator is presented. The basic oscillator configuration is presented
first followed by phase noise considerations and the oscillator circuit
configuration. The design goals are listed in Table 4-6.
4.4.1 FET Colpitts Oscillators
Microwave oscillators can generally be reduced to the basic Colpitts configur-
ation shown in Figure 4-44. Here; the frequency of oscillation is set by the
resonant frequency of the LC loop with the FET acting as the active source
sustaining the loop current. The capacitances, CI and C2 in the figure, are
internal device interelectrode capacitances which are simply incorporated into
the oscillator circuit. Any of the three device terminals can be connected to
TABLE 4-6
FET OSCILLATOR PERFORMANCE GOALS
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Frequency
LO Power
Phase Noise
Freq/Temp. Coefficient
25 GHz
+10 dBm
20 rms integrated from
10 kHz to 100 kHz from
the carrier
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ground; the circuit is still analyzed as a Colpitts oscillator. The selection
of which terminal to connect to ground should be made based on the ease of
coupling to the load, effects of parasitics and thermal considerations.
Two popular oscillator configurations, the common gate and the common drain,
are also shown in Figure 4-44. In both, configuration C1 is usually the
internal gate-to-source interelectrode capacitance. C2 is also often
internal. In the common gate and common drain configurations, the load is
usually coupled to the oscillator at the drain and source terminals, respec-
tively. To oscillate, the Colpitts oscillator simply requires a net inductive
reactance connected between the gate and drain. As described below, we prefer
the common gate configuration since it minimizes parasitics and allows the load
to be easily coupled into the circuit. This basic configuration has been employed
at Hughes with FET oscillators operating at fundamental frequencies up to 36 GHz.
The Colpitts oscillator circuit was analyzed to determine its frequency limits
and the impact of device parameters on that limit. The oscillator configuration
and FET parameters are defined in Figure 4-45. The fundamental condition for
oscillations is that the real part of Z in the figure must be less than zero.
x
When the real part of Z ceases to be negative, oscillations can no longer
x
exist. Solving for the frequency which results in
, ,
~ ,
; i
i!
• !
i '
'. !
, i
, I
..:J
R [Z]. 0
e x
(4.4-1)
yields the maximum frequency of oscillation.
Figure 4-46. The most significant result of
limited by the gate propagation delay 1 as
This procedure is summarized in
this analysis is that f is
max
.t
I
• j
, I
~.
III
max
<E.l
2 or (4.4-2)
·.
~.i
-
Other parasitic impedances further reduce the practical fmax far below this
limit. For example, with a 0.5 ~m gate length FET (1 a 3 ps), f
max
is limited
to 83 GHz by propagation delay. However, due to parasitic effects, fmax is
practically limited to approximately 60 GHz.
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Figure 4-45 FET oscillator equivalent circuit.
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4.4.2 FET Oscillator Phase Noise
The predominate source of oscillator phase noise is upconverted l/f baseband
noise. Hence, th~ problem of minimizing the oscillator phase noise can be
reduced to minimizing the device l/f baseband noise. Typically, GaAs FETs
have very high l/f noise with a corner frequency of several hundred MHz. There
are basically two methods of reducing this flicker noise:
1. GaAs Material Improvements
2. Circuit Techniques
The materials approach has been previously presented in Section 2.0. From a
circuit standpoint, minimizing phase noise dictates the following design rules:
1. Maximization of unloaded Q.
2. Maximization of stored reactive energy in the resonator.
3. Signal limiting without degradation of Q.
4. Minimize output power extracted.
5. Choose FET with lowest noise figure at operating frequency and
at the actual circuit impedance.
6. Choose a FET with lowest flicker, o'r l/f noise.
7. Coupling of output power preferably should be from the resonator.
8. Employ low frequency feedback to stabilize device bias.
Taken together, these requirements indicate that the device should have as
large a gate periphery as possible consistent with a low noise figure at the
LO frequency. The circuit should use a high Q resonator such as a dielectric
resonator. These have been sho~~ to achieve Q's of several thousand at K-band
frequencies.
4.4.3 Local Oscillator Design
A photograph of the oscillator circuit is shown in Figure 4-47 and its equiva-
lent circuit is illustrated in Figure 4-48. The oscillator employed a PI-300
VPE device from Lot L191. The oscillator is fabricated on a 25 mil thick alumina
substrate. A common gate configuration was selected with the
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resonator and load coupled to the drain. The resonator was coupled by placing
it adjacent to the micros trip line approximately a quarter wavelength from an
open circuit. The load is capacitively coupled to the oscillator by the gap
in the micros trip line. The resonator and load were lightly coupled to the
osciJlator to maximize Q. For simplicity, the FET device is self-biased at
I nss by a bond wire inductor connected between the source and ground (the
gate). This biasing scheme, while simple, prevents us from biasing the gate
independently and perhaps further improving the oscillator phase noise.
An important part of the oscillator is the dielectric resonator. It determines
the oscillator stability and to a large measure the oscillator phase noise.
We obtained a temperature compensated dielectric material, (Zr.Sn) Ti04 , from
JFD. The material has a dielectric constant of 38 and an estimated unloaded Q
of 2000 at 25 GHz.
The material was obtained in substrate form or pills designed for X-band oper-
ation. Since this material is very brittle an~ cannot be machined easily, a
grinding technique was developed to fabricate resonators of the proper dimen-
sions. The dielectric disk resonators were used in the TE010 mode; the field
configuration as shown in Figure 4-49. To obtain the maximum frequency separa-
tion of the various resonator modes, the geometry of the disk must be carefully
considered. The optimum LID ratio is~0.4 for a maximum frequency separation
of the TEOlo mode from the two next higher modes. Initial resonator designs
resulted in unsatisfactory resonators. These initial design equations did not
account for the boundary conditions around the resonator. Using the analysis
of Dydyk19 new resonators were constructed with LID ratios ranging from 0.35
to 0.5 and a measured resonant frequency of 24.4 to 29.7 GHz. The final di~en­
sions of the resonator were determined empirically by hand lapping the resona-
tors until 25 GHz operation was achieved.
4.4.4 Oscillator Performance
The performance of a typical oscillator is summarized in Table 4-7. The oscil-
lator frequency is mechanically tunable (.::100 MHz) by a metal tuning slug which
loads the dielectric resonator. The oscillator delivers an output power of typi-
cally +10 dBm. The output power of a number of oscillators with a 5.0 V drain
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TABLE 4-1
PERFORMANCE SUMMARY OF 25 CHit LO
Frequency (Mechanically Tunable)
Output Power
Efficiency
Temperature Stability
Phase Noise
Loaded Q
Frequency Pulling
25 GHz
10 dBm
3-5%
-50 dBc(loa Hz BY)
25 kHz off carrier
-350
11 MHz/volt
· :
, .
.; ~
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TABLE 4-8
TABLE OF OSCILLATOR PERFORMANCE @ 25 GHz
Oscillator Output Power Device
# @ Vn ....5.0 V (dBm) Lot
1 +6.0
---
2 +10.5 MT36
3 +6.0 MT36
4 +9.5 MT36
5 +7.0 L191
6 +7.7 L191
7 +9.5 L191
8 +7.0 L191
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bias voltage is listed in Table 4-8. The oscillators are capable of more power,
but this would require tighter coupling of the load to the oscillator and a
resultant deterioration in the noise performance. They may also be operated
at high drain voltages (up to 9 V).
The frequency and power output variation of the oscillator with temperature was
measured from -470 e to +260 e. The test configuration is shown in Figure 4-50.
While measuring frequency, output power and drain current, the oscillator was
slowly lowered into the dewar of liquid N2 to decrease its operating tempera-
ture. The temperature was monitored continuously with a thermocouple mounted
to the oscillator housing. Before each measurement was taken, the temperature
w~s allowed to stabilize. With this measurement technique, we achieved a tem-
perature stability of 0.18 MHz/oe (-7 ppm/oe), which is a factor of five
better than the required performance of 1 MH%/oe. This was achieved using a
resonator with a nominal temperature coefficient of 0 ppm/oC. After obtaining
this data, new resonator material was obtained with temperature coefficients
of +4 and +10 ppm/oC and incorporated into subsequent oscillators. We believe
that the units constructed with this material should demonstrate temperature
coefficients of +3 pp~/oc; however, this was not experimentally confirmed.
While the output power variation was not as consistent and in some cases showed
no regular variation, the drain current increased by 10.6 percent when cooled
to -47°C. The drain current variation and power variation with temperature is
shown in Figure 4-51. The output power increased by approximately 17 percent.
An inspection of the units following the tests did not reveal any evidence of
degradation or construction failure in the oscillator carrier, device or circuit
interfaces and components.
The output spectrum of an oscillator is shown in Figure 4-52. The single side-'
band phase noise is approximately -50 dBc in a 100 Hz bandwidth 25 kHz from the
carrier.
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Figure 4-50 Schematic of oscillator temperature test.
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Assuming that the dominate noise process has a l/f FM noise distribution over
the bandwidth of interest (10 kHz to 100 kHz for our case), the resulting~(f )
m
has a 1/f3 dependence. Translating the above phase noise measurements into
l1~RMS' based on the above assumptions, results in an oscillator phase noise of
7.20 RMS over a bandwidth of 10 kHz to 100 kHz. Comparing this result with the
20 RMS design goal indicates that work needs to be done to improve the oscil-
lator phase noise.
The oscillator Q was measured by an injection locking technique utilizing the
locking formula
(4.4-4)
where l1fL is the total locking bandwidth, Pc the carrier power and Ps is the
synChronizing power. The loaded Q determined with this technique was 350. A
photograph of a completed oscillator mounted in a test fixture is shown in Fig-
ure 4-53.
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5.0 LOW NOISE RECEIVER DEVELOPMENT
5.1 GENERAL CONSIDERATIONS
In this section the design and performance of the breadboard receiver (BR) and
improved receiver (IR) will be discussed. Th~ basic components of a receiver
are a low noise amplifier, mixer and local oscillator. This program was pri-
marily concerned with the development of these key components. Utilizing the
best low noise amplifiers, a dual-gate FET mixer and FET local oscillator, a
breadboard and improved receiver were to be constructed and evaluated for noise
and gain performance.
Our fundamental design philosophy emphasizes the design, test and optimization
of the key components as separate units. This approach allowed the determina-
tion and optimization of the parameters associated with each component which
would maximize overall performance. Other advantages include:
• Simplified construction.
• Replacement of inferior or failed stages.
• Flexibility in final receiver configuration.
5.2 BREADBOARD RECEIVER
A block diagram of the breadboard receiver (BR) is shown in Figure 5-1. This
receiver contains a minimum implementation of key components. The waveguide-
to-microstrip transitions were removed from the test fixtures of each optimized
component. Where appropriate, interstage blocking capacitors were auded and
the test fixtures were then cascaded together. The photograph in Figure 5-2
is a mockup of the BR to illustrate the method of implementation.
Initial tests were conducted with each component biased from separate power
supplies. After the initial evaluation, the components were connected to a
common supply buss through simple resistive networks with adjustable potenti-
ometers. This network was mounted on the bottom side of the unit. The bias
point of each stage was set to achieve optimum receiver conversion performance.
The supply voltages required were +6.0 volts at 0.114 ampere and -4.0 volts.
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Figure 5-1 Block diagram of breadboard receiver.
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The frequency performance of the BR is shown in Figure 5-3. At band center the
conversion gain is 5.1 dB. Maximum conversion gain, 9.2 dB, was achieved at
29.0 GHz. Based on component performance, the noise figure was estimated to
be 9 dB. Due to .instrumentation problems, we were unable to measure the noise
performance. The BR shown in Figure 5-4 with part of the top cover removed is
1.6 inches long and 1.5 inches wide. lbe overall receiver and component perform-
ance is summarized in Table 5-1.
5.3 IMPROVED RECEIVER
A block diagram of the improved receiver (IR) is shown in Figure 5-5. This
receiver consists of an isolator, preamplifier, bandpass filter, mixer and local
oscillator. Except for the isolator, the performance of the individual components
has already been discussed.
5.3.1 Improved Receiver Description
The completed receiver is shown in Figure 5-6 with the top cover removed and
Figure 5-7 shows the waveguide input, coaxial output and the bias network chamber.
The IR requires a bias of +9.0 volts at 0.140 ampere and -8.0 volts; both voltages
are internally regulated. The total power consumption of the unit is 1.26 watts.
Schematics of the simple gate and drain bias networks are shown in Figure 5-8a.
The positive voltage is regulated at 5.0V and the negative voltage regulated
at -2.5 volts.
The main body and mixer carrier form a coaxial air line with an 0.020 inch center
conductor extencing from the 0.085 inch coax which was used for the IF output
port. An 0.020 inch Bold ribbon was welded between the mixer IF micros trip cir-
cuit and the center conductor. The details of the transition and coaxial output
are outlined in the cutaway illustration in Figure 5-8b. Evaluation of the tran-
sition using a micros trip load indicated that the transition achieved a 20 dB
return loss from 2 to 8 GHz.
The waveguide isolator is a Hughes model 45l41H-2000 low loss three port ter-
minated junction circulator, shown in the photograph of Figure 5-9. The unit
was optimized for the 27.5 to 30.0 GHz frequency band during construction. The
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Basic Receiver Performance
Frequency of operation (3 dB)
Noise Figure (typ)
Conversion Gain (29 GHz)
Input Connector
IF Output Connector
GaAs FET Low Noise Preamplifier
Frequency of operation
Gain
Noise Figure
Dual-Gate FET Mixer
RF Frequency (3 dB)
LO Frequency
IF Frequency
Conversion Loss
Noise Figul'e
Local Oscillator
LO Frequency
Output Power (typ)
Frequency Drift
Phase noise
5-7
28.7-29.6 GHz
9dB
9 dB
WG
SMA Female
27.5-30 GHz
9.4 dB
7 dB
27.6-29.9 GHz
25 GHz
2.6-4.9 GHz
7 dB
-13 dB
25 GHz
10 dBm
0.18 MHz/oc
o7.2 RMS integ~ated from
10 kHz to 100 kHz from the
carrier
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Figure 5-5 Block diagram of the improved FET receiver.
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frequency performance of this isolator is shown in Figure 5-10. At band center
the insertion loss measured a very low 0.25 dB and increased to 0.6 to 0.8 dB
at the band edges. The return loss was 20 dB at 28.75 GHz and greater than
15 dB over most of the band. Isolation was >20 dB over the band. The in-line
tee configuration allowed a clean, simple receiver configuration and was easy
to interface.
(
1
.. J
! I
! I
Photographs of the completed IR are shown in Figures 5-11 and 5-12.
on the top cover allows fine control of the 25 GHz local oscillator
The overall dimensions of the unit are 1.5xl.8x2.7 inches.
5.3.2 Improved Receiver Performance
The screw
frequency.
The initial frequency performance of the IR is shown in Figure 5-13. At band
center the noise figure is 4.6 dB with 17.4 dB associated conversion gain. The
output power at the 1 dB gain compression point was -3.5 dBm. The IF mixer
matching network was reoptimized for wider bandwidth. The frequency performance
of the optimized receiver is shown in Figure 5-14. The conversion gain, 11.2 dB
at 27.5 GHz, reaches a peak of l7.3dB at 29 GHz before falling to 10.2 dB at
30.0 GHz. The noise figure, 6.3 dB at 27.5 GHz, decreases to its minimum value,
4.6 dB at 28.75 GHz, and rises to 6.3 dB at 30.0 GHz. At band center, 28.75 GHz,
the noise figure is 4.6 dB with 17 dB associated gain. The performance is listed
in Table 5-2. The noise figure varies by 2 dB over the band and the gain by
7.1 dB. The isolator frequency characteristics contribute to the noise figure
variation and the limited mixer IF bandwidth to the conversion gain variation.
The gain compression characteristic is shown in Figure 5-15. The power output
at the 1 dB compression point is -5 dBrn.
The input return loss of the IR is shown in Figure 5-16, the same as the isolator.
The return loss of the IF port is shown in Figure 5-17. This is basically a
measure of the mixer IF frequency match provided by the very limited matching
network. The response is peaked just above 4 GHz (29 GHz RF) and reflects the
variation in frequency conversion performance demonstrated by the IR. The dif-
ference in the mixer mismatch loss -6 dB accounts for that variation.
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TABLE 5-2
PERFORMANCE OF 30 GHz RECEIVER
Frequency Conversion Noise Figure,
GHz Gain. dB dB
.
27.5 11.2 6.3
28.0 10.7 5.1
28.5 14.4 4.8
28.75 16.8 4.6
29.0 17.3 5.0
29.5 16.9 6.2
30.0 10.2 6.3
The RF to IF isolation of the IR measured -34 dB at 27.5 GHz, -46 dB at 28.75 GHz
and -57.5 dB at 30.0 GHz. The LO isolation was -34.5 dB. The performance of
the overall receiver and its components are summarized in Table 5-3.
5.4 SUMMARY
The breadboard receiver, our first attempt at integrating the various components,
served as an excellelt tool for diagnosing design and assembly problems and trade-
offs. Host of the assembly problems were solved in the improved receiver.
Table 5-4 highlights the major differences between the breadboard and improved
receiver confip,urations. The IR includes an input isolator, an extra gain stage,
an image rejection filter, and regulated, polarity protected bias circuitry absent
from the BR unit •
Based on the program design goals for the individual components, it is possible
to project the resultant receiver performance goals. The configuration, stage
performance and overall receiver design performance g091s are summarized in Fig-
ure 5-18. The estimated performance of the projected receiver is compared with
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TABLE 5-3
IMPROVED FET RECEIVER PERFORMANCE
Basic Receiver Performance
•
Frequency of operation
Noise Fip,ure (typ)
Conversion Gain
Input Connector
IF Output Connector
GaAs FET Low Noise Preamplifier
Frequency of operation
Gain
Noise Figure
Dual-Gate FET Hixer
RF Frequency
LO Frequency
IF Frequency
Conversion Loss
Noise Fir,ure
Local Oscillator
LO Frequency
Output Power (typ)
Frequency Drift
Phase Noise
Input Isolator
F.F Frequency
Insertion Loss
Isolation
Input Return Loss
Irr.age Rejection Filter
Passband
Insertion Loss
LO Re jec t ion
Image Rejection
5-24
27.5 to 30.0 GHz
5.5 :. 0.8 dB
14 :. 3.0 dB
WG
SMA Female
26.5 to 30.5 GHz
20.0 :. 0.5 dB
5.1 :. 0.7 dB
28.75 GHz
25 GHz
3.75 GHz
2.0 dB
10.0 dB
25 GHz
7.0 dBm
0.18 MHz/oC
7.20 ID1S integrated from
10 kHz to 100 kHz from th
carrier
27.5 to 30.0 GHz
0.4 :. 0.2 dB
20 dB
-15 dB
27.5 to 30.0 GHz
l.0 :. 0.3 dB
15.0 dB
25.0 :. 2.0 dB
: Il .
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G10974
ASSOCIATED
FREQUENCY NOISE CONVERSION
(GHz) FIGURE (dBI GAIN (dB)
27.5 7.2 20
28.75 5.4 23
30.0 7.2 20
Receiver performance design goal.
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GAIN (dBI
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TABLE 5-4
COMPARISON OF IMPROVED AND BREADBOARD RECEIVER CONFIGURATIONS
Component Improved Breadboard
Input Isolator Yes No
Low Noise Amplifier 3 Stage 2 Stage
Image Rejection Filter Yes No
Mixer Yes Yes
Local Oscillator Yes Yes
Bias Network Regulated Unregulated
that of the BR and IR in Figure 5-19. The BR falls well below the design goal
in both categories, as the result of the combined high noise figure amplifier
and high conversion loss mixer. The improved receiver demonstrated vastly
superior (3 to 4 dB) noise performance when compared to the breadboard and
approximately a 1 dB lower noise figure than the design estimate. This is the
result of a combination of lower noise, higher gain initial amplifier stages,
and the addition of' the third gain stage which raises the gain high enough to
mask the mixer noise figure contribution.
The conversion gain of the improved receiver, though not achieving th~
performance level of the design estimate, is equally superior (10 to 15 dB) to
the breadboard. It falls below that of the estimate primarily due to the dif-
ference between the p~ojectec and achieved mixer conversion gain, a difference
that is somewhat offset by the additional Bain in the LNA. The IR also includes
components, the transition, filter, and isolator which increase the noise figure
and reduce gain, that are not incluced in the desi.gn model.
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6.0 CONCLUSIONS
A 30 GHz low noise receiver utilizing GaAs FET components exclusively has been
demonstrated. This receiver has established new state-of-the-art performance
levels and has thereby demonstrated the viability of FET technology at milli-
meter wave frequencies.
The key element in this successful effort was the 0.25 ~m gate GaAs FET device.
This device was fabricated with the aid of our advanced E-beam lithography
system. It demonstrated a minimum noise figure of 3.3 dB at 29 GHz with an
associated gain of 7.4 dB. The high associated gain in particular is signifi-
cant. This device was primarily responsible for the receiver's state-of-the-
art noise performance.
In addition to the device development, advances were made in FET based com-
ponents at 30 GHz. These include a three-stage LNA with a 4.4 dB noise figure
at 29 GHz, the first dual-gate FET mixer at 30 GHz and the first dielectric
resonator stabilized FET oscillator at 25 GHz. However, to solidify FET tech-
nology for 30 GHz receiver applications, the following additional development
is required:
r
[
•
•
•
Low noise device and circuit development to further improve LNA noise
figure and bandwidth.
Dual-p'8te FET device and mixer circuit work to improve the mixer con-
versicn gain and bandwidth.
Device and GaAs materials work to improve the FET LO phase noise.
[
O[
[
This combined materials, devices and circuits work would firmly establish FET
technology ir. a leadership position et 30 GHz.
While this effort represents the initial thrust of FET technology into the mil-
limeter wave region, it is current IV competitive with the best diode based tech-
nology. The best reported result with a diode mixer/IF amplifier combination
is a 5 dB double sideband noise figure at 30 GHz. 20 This was accomplished with
6-1
a narrow band IF amplifier at 30 MHz. Comparable wideband IF systems typically
have a 2 dB higher noise figure. In contrast to diode technology, FET technolo~y
at this frequency is still in its infancy, and further significant progress is
expected in the near term.
Projecting this technology into the very near future (approximately two years),
we anticipate device noise figures to drop to 2.4 dB at 30 GHz. Such devices
will result in FET based receivers with noise figures below 3 dB at 30 GH~ and
cJoled units with a noise temperature below l20oK. A few years ago such pro-
jections would have seemed visionary; however, in view of our current results
these projections appear realizable.
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APPENDIX A
RELIABILITY TEST
Part of the classical method for estimating the mean time to failure (HTTF) of
FET devices at normal operating temperatures has been to subject them to accel-
erated life tests at elevated ambient temperatures. The aging characteristics
and operational life span of FETs, biased and unbiased, can be determined in a
relatively short period of time using this type of constant stress test. The
goal of our test was to determine if the experimental FET devices developed
for this program would exhibit lifetimes comparable to previous devices. This
investigation was not intended to be a comprehensive study of device degradation,
failure mechanisms or useful lifetime, but was intended to provide a "spot
check" of our device processing techniques.
Test Approach
To characterize the reliability of the new device structures, 6 device sacples
were mounted on carriers as shown in Figure A-I and Figure A-2. These car-
riers were selected to be compatible with previous tests and hardware. The
devices were epoxied to the test carrier with silver epoxy and gold wire bonds
attached to the source, gate and drain•
The devices were selected from the lot, SM03, which was fabricated with vapor
phase epitaxial material using our standard metallization system. The device,
shown in Figure A-3, was the 2 cell, "H" type 0.5x75 \lm/cell configuration
with drain currents at I DSS (VGS = 0) ranging from 5 to 31 mAo
The elevated temperature life tests were performed in bias ovens of a type
originally developed by the Hughes Research Laboratories (HRL) for life testing
semiconductor devices. Figure A-4 shows one of these ovens with its insulated
cover removed. The heart of the oven consists of a stainless steel block that
is heated along its full length by a cartridge heater. The GaAs FET chip test
samples on their alumina microstrip carries were mounted in the chamber of the
stainless steel block and covered by a quartz lid. To keep the chips clean
and dry during operation, the oven chamber was continually purged with slowly
flowing dry nitrogen derived from a liquid source.
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Gate and drain bias lines were brought into each sample position with 50-ohm
coaxial transmission lines consicting of coaxial stainless steel, glass tubing
and nickel wire. These coaxial lines extended through the insulated walls of
the oven to the outside, where, at room temperature, the coaxial lines
connected to gate and drain bias filters. These were essentially low-pass RC
filters that acted to reduce any tendency of the biased FETs to oscillate. A
schematic of the bias circuit for an oven is shown in Figure A-5. These tests
were conducted at an oven temperature of 2000 C. All the devices were biased
at VOS = 3.0 volts and loss' Based on IR measurements, the channel
temperature of these devices is estimated to be 10 to 200 C above ambient.
However, due to the uncertainty in the actual channel temperature, the ambient
temperature will be assumed in the following discussion.
Results
The test was conducted for approximately 4000 hours during which the drain
current, Inss ' of each sample was recorded periodically. The drain current
versus the time at elevated temperature for each of the six devices is shown
in Figures A-6 and A-7. None of these devices were subjected to a pretest burn-
in, and some drain current variation early in the test was expected. However,
the lOSS of a few of the devices fluctuated wildly during the first 900 hours
of the test. We believe that this is the result of device oscillations caused
by long lines in the gate dc bias network. Approximately 900 hours into the
test the gate of each device was dc grounded in the oven and the erratic behavior
ceased.
Device failure criterion was selected to be a +10 percent change in lOSS from
the starting lOSS (900 hours). This is indicated with the dashed lines marked
"L" in Figures A-6 and A-7. Generally, the lOSS of the devices varied by less
than 10 percent during the life test period. The device which demonstrated more
extreme variations also showed severe degradation as the test progressed and
was considered failed at 3500 hours.
The small number of samples and lilolited data prevents a conclusive determination
of the MTTF. Assuming a log-normal distribution, the failure at 3500 hours which
represents 14 percent (l/N+l) cummulative failures can be used to estimate the
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Figure A-6 I nss versus hours accumulated at 200°C.
\
j
"....oi;.o;o'_,,1 ~ ••
,
..... ~, " " ..
.-..._~ .---1_"""" •..-"......
.
G1093002
..--. .~J
I
NO.H-Z
AT3.OV
2OO"C
,o'
, I
,03
TIME IH!')
•
I
I
I
I
I
I
I
I
I
I
I
I1------------- L
I ••• ,(@if..........~I-
L
I
I
GATES GRO""DED~
IHoVEN 1
I
J!
'.Or
•!
.or-
so-
l .o-j
30- f
•1
2Or-
lOr
.r
,02
(d)
oI nss versus hours accumulated at 200 c.
(e)
NO. H·'
AT3JN
2OO"C
•
•
•
TllllI:c (HR)
(I)
I
I
I
I
f •• ~ "' L
1#of , "ff! ,f
, f
· i---~f-~_--L
I
1
GATESGROUNDED/:
IN OVEN I
I
1
4~ I
-tl.:; -'-_-L.._-'--'--'-...........L,!1,1;-__-'-_-'-_.L--L......................' JI
~ ~ ~
.....
I
l
20-
NO.... ·2
AT3V
200"c
Figure A-7
"
I
I
I
I
I
I
I
I
I
JL- ~.,---L
J \!@ ..... ~ ~ ..l J'L L
I
I
I
I
II~GAT<SGROUND£D
~ • IHOVEN
,,... f I
i f
.1':-__-'-_-'-_1.--'--'-'--'-,I.....,JI..--__~_ _'__'--"-'-'-'-":':.1
~ ~ ~
TIME tHR)
4-
10-
i .-
-~ -
- 6,...
•;r·<·'·...·~~""··p'.....~·,"'~~~:-r.""""_·.,....,
, I ..
•
..
median device life (SO percent failed) as shown in Figure A-B). An extrapolated
median life of 5000 to 10,000 hours at 2000 C is obtained if the shape parameter,
0, has a value between 0.2 and 1.0. This suggests that at elevated temperatures
the experimental devices are comparable to other devices in operating life.
Using the ambient temperature an Arrhenius plot of some recent Hughes device
results21 , a NEC unbiased FET result22 and our current estimated result is
shown in Figure A-9. The MTTF of the experimental devices at normal operating
temperature is shown to be comparable to previous devices if the activation energy
of the failure mechanism is similar to the other devices.
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An X-ray dispersive analysis of the device channel areas and chip surface was
performed to determine if the burn out was the result of surface contamination
by a foreign material. The results of the analysis ~re shown in Figures B-4
and B-5. No foreign substances were present in the channel area. On the
external chip surface, silicon and silver were identified. The silicon, a paz-
ticle that may have been left from a number of processes, was not a probable
cause of failure. Silver paint was used to mount the device for the SEM and
X-ray analysis. It was also used in tuning the mixer circuits, but extreme care
was taken to ensure that the device was not contaminated. In addition, there
was no evidence of silver in the channel area. The analysis suggests that sur-
face contamination did not cause the device failures.
APPENDIX B
FAILURE ANALYSIS OF DUAL-GATE FET LOT D5
During the mixer development a problem occurred in the D5 lot of devices. In
,an attempt to understand the problem, several SEMs were taken of the failed
portions of the device. SEM photographs of a gate 1 to gate 2 failure, a gate
1 to source failure, and a gate 2 to drain failure are shown in Figures B-1,
B-2, and B-3, respectively. The electrodes exhibit deformed areas where the
gate material was molten and extruded through the gate oxide toward the other
electrode. Cr3ters have been formed in the GaAs material between the electrodes
at these failure points. Measurements on the devices after failure indicate a
current flowing through the damaged interelectrode area. We believe that these
failures are the result of a high voltage arc over, possibly static, or a device
defect resulting in breakdown.
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The evidence indicates that the failures are lot dependent. Only devices from
D5 exhibited this failure mechanism. We believe the faih\res may be due to a
material or processing problem unique to lot D5 which results in device deter-
ioration eventually leadir.~ to catastrophic failure.
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Figure B-1 SEM of gate 1 to gate 2 failure.
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SEM of gate 1 to source failure.
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Figure B-3 SEM of gate 2 to drain failure.
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Figure B-4 X-ray analysis of channel.
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Figure B-5 X-ray analysis of chip surface.
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